{"as_of":"2026-08-10T16:37:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5d45d8d7b28bc5d9638627c73c06378df2fe0fe5fe29579dc29957118195141d","coverage":[{"denominator":37,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":37,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T15:14:12.820102Z","state":"measured"},{"denominator":37,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":37,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.18519/citation-record","integrity":"/paper/2607.18519/integrity","json":"/paper/2607.18519/citation-record.json","paper":"/paper/2607.18519"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:07.393241Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:07.393241Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:fc000e9fb0400e4d55f21b216b6a0304c6dc337e4bfe82f4d9d45acf3b464583","observation_id":"2e7217d6-0a67-4c06-8ebf-cf6259a24198","resolution":{"observed_at":"2026-08-01T15:14:07.393241Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.04736","last_updated":"2026-04-10T04:48:11Z","snapshot_observed_at":"2026-08-02T06:48:38.838100Z","submitted_at":"2025-07-07T08:08:20Z","title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.04736","snapshot_observed_at":"2026-08-01T15:14:07.521389Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:07.521389Z"},"links":{"cited_paper":"/paper/2507.04736","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:81f692671c6efc82a80f70cad1442342d17d67db98680954c11510fb466d23ba","observation_id":"9216e046-780c-494f-b1e6-49799cb8c8cb","resolution":{"observed_at":"2026-08-01T15:14:07.521389Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.20653","last_updated":"2026-06-30T07:17:34Z","snapshot_observed_at":"2026-08-07T15:58:16.254751Z","submitted_at":"2025-04-29T11:22:06Z","title":"SysVCoder: An LLM-Driven Framework for Systematic Generation of System-Level Design","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.20653","snapshot_observed_at":"2026-08-01T15:14:07.703079Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:07.703079Z"},"links":{"cited_paper":"/paper/2504.20653","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:31570127be73c0e6b8484a03da90cb30124b7415baad64026463eb98aa438897","observation_id":"674566bb-f673-4551-95f6-2a9dee002336","resolution":{"observed_at":"2026-08-01T15:14:07.703079Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.16528","last_updated":"2025-03-18T07:09:39Z","snapshot_observed_at":"2026-08-07T16:55:43.697772Z","submitted_at":"2025-03-18T07:09:39Z","title":"HDLCoRe: A Training-Free Framework for Mitigating Hallucinations in LLM-Generated HDL","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.16528","snapshot_observed_at":"2026-08-01T15:14:07.817816Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:07.817816Z"},"links":{"cited_paper":"/paper/2503.16528","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:b1ec9cd758c59a04cd67b793eca9a2bf1a1bfeee6bb8c12036d5ef47ae427f11","observation_id":"bb988a77-a737-459a-a205-4406b1b913ab","resolution":{"observed_at":"2026-08-01T15:14:07.817816Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.11662","last_updated":"2025-04-22T19:01:42Z","snapshot_observed_at":"2026-08-07T18:16:36.609225Z","submitted_at":"2025-02-14T23:08:39Z","title":"Lorecast: Layout-Aware Performance and Power Forecasting from Natural Language","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.11662","snapshot_observed_at":"2026-08-01T15:14:07.949106Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:07.949106Z"},"links":{"cited_paper":"/paper/2503.11662","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:507094c789ea5c2547a500c76139c380dbbf5e6bbfc65b1365f9918d9ef6f9cb","observation_id":"dacfc319-dc93-49ba-b839-33efbcb8a193","resolution":{"observed_at":"2026-08-01T15:14:07.949106Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.14776","last_updated":"2025-07-20T00:28:55Z","snapshot_observed_at":"2026-08-06T17:02:06.602812Z","submitted_at":"2025-07-20T00:28:55Z","title":"VeriOpt: PPA-Aware High-Quality Verilog Generation via Multi-Role LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.14776","snapshot_observed_at":"2026-08-01T15:14:08.080737Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.080737Z"},"links":{"cited_paper":"/paper/2507.14776","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:12a2b9364d6a8f94577fb20043089ccd841eccd30aa2f909a35c791bba9813aa","observation_id":"95a63cc0-226e-4a3a-8e25-67824024296a","resolution":{"observed_at":"2026-08-01T15:14:08.080737Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:08.217872Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.217872Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:ef54ee4f4563bb68c6473ae45e4cd87cc9920a9a9fc3779ae94eed521b751b7f","observation_id":"9ca06918-6dad-4ca7-8c3a-c635438c53a2","resolution":{"observed_at":"2026-08-01T15:14:08.217872Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2604.14550","last_updated":"2026-04-19T19:11:10Z","snapshot_observed_at":"2026-07-06T23:02:18.425249Z","submitted_at":"2026-04-16T02:30:57Z","title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.14550","snapshot_observed_at":"2026-08-01T15:14:08.339342Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.339342Z"},"links":{"cited_paper":"/paper/2604.14550","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:2957740ad34a257d2af90fc1fc9e83295b2145335799dce5d849fdf18bd0fe8f","observation_id":"dc824629-bea8-437c-9813-9a024cd2f868","resolution":{"observed_at":"2026-08-01T15:14:08.339342Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.00005","last_updated":"2025-05-07T18:30:08Z","snapshot_observed_at":"2026-08-07T15:49:02.931822Z","submitted_at":"2025-05-07T18:30:08Z","title":"Veritas: Deterministic Verilog Code Synthesis from LLM-Generated Conjunctive Normal Form","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.00005","snapshot_observed_at":"2026-08-01T15:14:08.515995Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.515995Z"},"links":{"cited_paper":"/paper/2506.00005","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:2b09b0aae2b156a717a25b4ff59de2297f1c2b53243f4df1deae8322433527ce","observation_id":"9d0840b7-0517-4f72-bf98-67f684ac7785","resolution":{"observed_at":"2026-08-01T15:14:08.515995Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.15873","last_updated":"2025-05-26T15:41:42Z","snapshot_observed_at":"2026-08-07T21:48:10.180287Z","submitted_at":"2025-05-21T15:34:00Z","title":"Abstractions-of-Thought: Intermediate Representations for LLM Reasoning in Hardware Design","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.15873","snapshot_observed_at":"2026-08-01T15:14:08.698321Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.698321Z"},"links":{"cited_paper":"/paper/2505.15873","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:062005e102a9714f1498dc3f749f2cea73e4b3f9df5c921fbe8dbaab38bc1bbc","observation_id":"2ab44f95-b489-4c65-b1ed-f519c8970ca5","resolution":{"observed_at":"2026-08-01T15:14:08.698321Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:08.808527Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.808527Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:35f8d4365910cc71d73a7c79191c214b92c91a58ba5c3435cf0c14ab1f5ec51d","observation_id":"85db7099-3a60-476f-95e5-0859342f8015","resolution":{"observed_at":"2026-08-01T15:14:08.808527Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2604.17097","last_updated":"2026-04-18T18:18:23Z","snapshot_observed_at":"2026-08-06T21:41:03.647590Z","submitted_at":"2026-04-18T18:18:23Z","title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2604.17097","snapshot_observed_at":"2026-08-01T15:14:09.045687Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.045687Z"},"links":{"cited_paper":"/paper/2604.17097","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:e23ece83b45a701fd41277c6156f257c2fa7712c7e7605c195d6a02e6fd6e91a","observation_id":"bc39b5c6-f78e-4d96-8e2a-ca939a8b7f77","resolution":{"observed_at":"2026-08-01T15:14:09.045687Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:09.201514Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.201514Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:420599e5f9555efb069aab5155e243e5d0697497f10dd1059cc5c6a002a08231","observation_id":"57b4523f-46df-4a3e-9eb7-314bb9dedfc6","resolution":{"observed_at":"2026-08-01T15:14:09.201514Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:09.390240Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.390240Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:f102b1ba1cad7b598c3e167f4a27c34d96e31bcb138d780fc9189202294437aa","observation_id":"0f5b084a-3eef-4454-872e-7eda4e8d3c92","resolution":{"observed_at":"2026-08-01T15:14:09.390240Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2508.12910","last_updated":"2025-08-21T16:33:03Z","snapshot_observed_at":"2026-08-05T19:11:01.620439Z","submitted_at":"2025-08-18T13:18:53Z","title":"SecFSM: Knowledge Graph-Guided Verilog Code Generation for Secure Finite State Machines in Systems-on-Chip","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2508.12910","snapshot_observed_at":"2026-08-01T15:14:09.660598Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.660598Z"},"links":{"cited_paper":"/paper/2508.12910","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:1afca939f662008e052168b13a6a664a2961db20cc27b597ee40c45dce63b928","observation_id":"1a3b745f-0b98-43a7-b38c-9f5c029bb83d","resolution":{"observed_at":"2026-08-01T15:14:09.660598Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:09.820065Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.820065Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:b1d362a242c077e03e380605e23542facc3df709c8d9c4153f20aef3ca4e7d3a","observation_id":"b17f3a37-d7e0-4099-b032-6dffdbd62362","resolution":{"observed_at":"2026-08-01T15:14:09.820065Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:09.944723Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.944723Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:20be0180c3e49207a7e9269639f7144a6bc0e63f8e7018b6192a964426532cc3","observation_id":"1ea5fa0f-71d0-43a1-ac9b-7773c4e905f5","resolution":{"observed_at":"2026-08-01T15:14:09.944723Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:10.076147Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.076147Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:40bf830f8c1fd1fe4c4e982b66830e03e185ff95fb523928e9729e04ad3f48c3","observation_id":"390532dc-74c7-4949-9ef9-913104731f2b","resolution":{"observed_at":"2026-08-01T15:14:10.076147Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12993","last_updated":"2025-02-06T21:39:27Z","snapshot_observed_at":"2026-08-06T09:50:18.968063Z","submitted_at":"2024-09-19T12:15:55Z","title":"CraftRTL: High-quality Synthetic Data Generation for Verilog Code Models with Correct-by-Construction Non-Textual Representations and Targeted Code Repair","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12993","snapshot_observed_at":"2026-08-01T15:14:10.263615Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.263615Z"},"links":{"cited_paper":"/paper/2409.12993","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:87c7afa3a0c867c19a37eb7ba26a3b3a6da79c053913823dd890109780ea3174","observation_id":"f7bda274-0105-40af-9963-f906113e0188","resolution":{"observed_at":"2026-08-01T15:14:10.263615Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:10.456132Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.456132Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:3b027979a7035d61a014a8ec37f2b9596270d3f244dad0d81f4c6c2baac16499","observation_id":"38e487f1-7e1f-4023-b565-213c27043dbd","resolution":{"observed_at":"2026-08-01T15:14:10.456132Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:10.682488Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.682488Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:76d92ee045c0b90a4ac864aa3af0b90e3a5d5a19d157c9b618ff06f23f528dbf","observation_id":"dcb741c7-cff9-4950-9f93-ae623c66a507","resolution":{"observed_at":"2026-08-01T15:14:10.682488Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2510.27617","last_updated":"2026-04-17T09:52:03Z","snapshot_observed_at":"2026-07-06T22:34:38.619949Z","submitted_at":"2025-10-31T16:40:58Z","title":"VeriMoA: A Mixture-of-Agents Framework for Spec-to-HDL Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2510.27617","snapshot_observed_at":"2026-08-01T15:14:10.781795Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.781795Z"},"links":{"cited_paper":"/paper/2510.27617","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:b3363c237e043bfaa26bc4c39b22d53110374359fda71205746d2ba6a7ec3a37","observation_id":"e9acc4c0-7104-4903-ac2f-38da49ae631f","resolution":{"observed_at":"2026-08-01T15:14:10.781795Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:10.552996Z","title":"In2024 IEEE LLM Aided Design Workshop (LAD)","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.552996Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:100d60d22eca409824ad37356b8db8d5dc6cefc1417a3c8aa0ca1df822ac3a85","observation_id":"b5b3f273-b238-4eeb-992c-20db2b954d25","resolution":{"observed_at":"2026-08-01T15:14:10.552996Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12702","last_updated":"2025-01-22T08:18:37Z","snapshot_observed_at":"2026-08-09T17:18:51.222744Z","submitted_at":"2025-01-22T08:18:37Z","title":"Paradigm-Based Automatic HDL Code Generation Using LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12702","snapshot_observed_at":"2026-08-01T15:14:11.153759Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.153759Z"},"links":{"cited_paper":"/paper/2501.12702","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:fe95cf15bb50ebc08b10723cd0764888d4307756a8d45b0daaed2596613604ab","observation_id":"3d7ee864-ebd9-487f-987d-96fdb7070ac2","resolution":{"observed_at":"2026-08-01T15:14:11.153759Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2508.18462","last_updated":"2025-08-25T20:20:44Z","snapshot_observed_at":"2026-08-06T15:52:17.152933Z","submitted_at":"2025-08-25T20:20:44Z","title":"VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2508.18462","snapshot_observed_at":"2026-08-01T15:14:11.345252Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.345252Z"},"links":{"cited_paper":"/paper/2508.18462","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:86b8284928d16a343cc8fb2678964433e172c96145d1c4c2d466e4f2b28a7029","observation_id":"174ff88f-b81f-44d3-ae42-5af09ba88d10","resolution":{"observed_at":"2026-08-01T15:14:11.345252Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:10.939545Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:10.939545Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:6640ecbd36bddb9103bd302406374f77c0c24b1b58610969a0fd5cd86cff9bae","observation_id":"c068915c-c93e-48e1-8d8b-14ec626531ee","resolution":{"observed_at":"2026-08-01T15:14:10.939545Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.15804","last_updated":"2025-04-22T11:38:14Z","snapshot_observed_at":"2026-08-10T02:38:06.126537Z","submitted_at":"2025-04-22T11:38:14Z","title":"Insights from Verification: Training a Verilog Generation LLM with Reinforcement Learning with Testbench Feedback","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.15804","snapshot_observed_at":"2026-08-01T15:14:11.555202Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.555202Z"},"links":{"cited_paper":"/paper/2504.15804","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:c5c402ae57a11f9fccab3d1b90a020ffb469d20fa5284379c93f76621d120be7","observation_id":"ab754f08-a62c-47d1-9883-98313771a904","resolution":{"observed_at":"2026-08-01T15:14:11.555202Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.11849","last_updated":"2025-05-17T05:25:01Z","snapshot_observed_at":"2026-08-07T15:44:24.448694Z","submitted_at":"2025-05-17T05:25:01Z","title":"VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.11849","snapshot_observed_at":"2026-08-01T15:14:11.677747Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.677747Z"},"links":{"cited_paper":"/paper/2505.11849","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:c554bf00e8c5b23bdee08660821442f73230eba713966c2f8ea568890b1636c2","observation_id":"f619fb03-c0d3-4384-a6ff-b73966b20a55","resolution":{"observed_at":"2026-08-01T15:14:11.677747Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:11.426132Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.426132Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:c247fc0ade02bf5b278f6b9d05bf35ba103e00135059d1f544460c63be51366e","observation_id":"f501840f-07c2-4848-b241-f4c142912544","resolution":{"observed_at":"2026-08-01T15:14:11.426132Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:12.123644Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:12.123644Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:de11050ae48f76b5502d3f63c512efed5d4687847db028351037d8b8abd9422d","observation_id":"821d6856-3da0-4bbb-8afa-ca7adaa9273c","resolution":{"observed_at":"2026-08-01T15:14:12.123644Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:12.323793Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:12.323793Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:e6f8b818f817f0e41d35dc9f4527061cd617ae52408196e82f2402b7df24a0ae","observation_id":"10f88c34-b255-494e-8d8a-91a449f5a91b","resolution":{"observed_at":"2026-08-01T15:14:12.323793Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:11.825930Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:11.825930Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:024266e993fc0a9a49e49b297e4250df3119e3629b8c3d51ff9ab5348956a587","observation_id":"665383ad-5687-468b-aa3a-a2dd11246492","resolution":{"observed_at":"2026-08-01T15:14:11.825930Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:12.743580Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:12.743580Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:3ec4199ca91fbe7028c56776e969b9d7c03309f1146c1a742487e8764952cb9d","observation_id":"ddb73a30-d6d8-4a67-a867-95aec15842d8","resolution":{"observed_at":"2026-08-01T15:14:12.743580Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:12.820102Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:12.820102Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:5674ccf2b3fdfcf9ae3ed749471c2dee06ab9626bab350c9ab7ae4a19c84a2a2","observation_id":"1b3d6c88-3283-4d21-90c3-26ae5e207261","resolution":{"observed_at":"2026-08-01T15:14:12.820102Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:14:12.553415Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:12.553415Z"},"links":{"citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:90693c53757aa010fe3c88ea68af68fe206de0785482f4280edccc8d1910dcd6","observation_id":"a4a11ad8-d484-460b-9788-ba95e63ad752","resolution":{"observed_at":"2026-08-01T15:14:12.553415Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2406.12442","last_updated":"2024-09-26T11:15:14Z","snapshot_observed_at":"2026-08-09T02:25:43.930340Z","submitted_at":"2024-06-18T09:46:44Z","title":"Abstraction-of-Thought Makes Language Models Better Reasoners","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.12442","snapshot_observed_at":"2026-08-01T15:14:09.511601Z","title":"arXiv preprint arXiv:2406.12442 (2024)","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:09.511601Z"},"links":{"cited_paper":"/paper/2406.12442","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:223d8b73db7e39db9769a9d0cedb9b2547b9ec8f6b3b4986e297b75125088888","observation_id":"c6458aa0-cb15-4751-8e19-3a403b9895b4","resolution":{"observed_at":"2026-08-01T15:14:09.511601Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2506.05566","last_updated":"2025-07-15T21:44:21Z","snapshot_observed_at":"2026-08-09T09:46:49.462038Z","submitted_at":"2025-06-05T20:24:58Z","title":"ScaleRTL: Scaling LLMs with Reasoning Data and Test-Time Compute for Accurate RTL Code Generation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.05566","snapshot_observed_at":"2026-08-01T15:14:08.913455Z","title":"arXiv preprint arXiv:2506.05566 (2025)","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-01T15:14:08.913455Z"},"links":{"cited_paper":"/paper/2506.05566","citing_paper":"/paper/2607.18519"},"observation_digest":"sha256:e996952dd05ee814d317f09974f3eecd0b36138cadd2b3aa847669eef0b7f992","observation_id":"33850d85-f626-446a-932c-b76da9938d46","resolution":{"observed_at":"2026-08-01T15:14:08.913455Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.18519","last_updated":"2026-07-20T21:20:08Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-09T19:59:32.270185Z","submitted_at":"2026-07-20T21:20:08Z","title":"A Progressive Approach to Synthesizable RTL Design Generation Using LLMs"},"reference_resolution":{"displayed":37,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":37,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":37},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 37 of 37 outbound references and 0 inbound Pith citation observations for arXiv:2607.18519."}