{"as_of":"2026-08-19T23:56:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:5ffdad8c9941b0fddb2d9b4dcca40621e66c9989e11be4cbcdf7d313aa4c5dec","coverage":[{"denominator":38,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":38,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T15:13:38.249779Z","state":"measured"},{"denominator":38,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":38,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.18533/citation-record","integrity":"/paper/2607.18533/integrity","json":"/paper/2607.18533/citation-record.json","paper":"/paper/2607.18533"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:33.527436Z","title":"Hardware circuits and systems design for post-quantum cryptography—a tutorial brief,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:33.527436Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:8e1528f15cd4d68924c36331fe5cdf9da58e59834721c9bc98f484505faddb15","observation_id":"9cdc792c-1b8d-48d3-8425-105151dd08d3","resolution":{"observed_at":"2026-08-01T15:13:33.527436Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:33.677598Z","title":"QuickAssist Adapter 8920,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:33.677598Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:00f4c727beea4be2c432d43fff2f3668cad1a19c4df9d0b4f70f5b8f723bed5a","observation_id":"6408ab02-e34b-4c85-83ef-2ecfb11d6b40","resolution":{"observed_at":"2026-08-01T15:13:33.677598Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:33.794155Z","title":"IBM CEX7S/4769 PCIe cryptographic coprocessor (HSM),","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:33.794155Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:1b1d2d77712a8ba3ffdf4c615a441d74045cc9a20f33019d9b5e728dcbc5b727","observation_id":"5a95fc06-2b65-461a-a709-350948da8029","resolution":{"observed_at":"2026-08-01T15:13:33.794155Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:33.903294Z","title":"Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer,","venue":null,"work_id":null,"year":1997},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:33.903294Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:9399d6ab68a2d090f9dc597e024026642e7116e189d308ea41f955799af0a9e9","observation_id":"69acc2cf-bf24-4de6-8eb6-69c4d58cdcc0","resolution":{"observed_at":"2026-08-01T15:13:33.903294Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.035549Z","title":"High-speed design of post quantum cryptography with optimized hashing and multiplication,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.035549Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:565561cab46482f0b43486b0d434c8f56e48d77de9531eeea99ae474e02071d0","observation_id":"3c4d12ba-a234-43e2-a297-c7f4d651ceac","resolution":{"observed_at":"2026-08-01T15:13:34.035549Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.156683Z","title":"Module-lattice-based key-encapsulation mechanism stan- dard,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.156683Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:299faa8d5e2330c402c5cd27021e390b51c27ca5a631a477dd2596eb36b83039","observation_id":"50ceb6fb-b1d4-4b92-a54d-2687641cfb9f","resolution":{"observed_at":"2026-08-01T15:13:34.156683Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.263696Z","title":"Module-lattice-based digital signature standard,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.263696Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:9c656bc1a424d7b68c894fa0585556c0df9325b82ebf6bf4f3fb88b20dce5f4c","observation_id":"ad88ec67-21a5-4aa6-a6cd-5cad2efd2e18","resolution":{"observed_at":"2026-08-01T15:13:34.263696Z","resolver_source":null,"status":"malformed_identifier"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.377359Z","title":"Instruction-set accelerated implementation of CRYSTALS-Kyber,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.377359Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:fb71d3af4f9b8dd2672cade61ec3094b29ff00330881144d172930494fdf7c86","observation_id":"5326f724-ad0a-4135-8b67-014696e18f55","resolution":{"observed_at":"2026-08-01T15:13:34.377359Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.496787Z","title":"CoHA-NTT: A configurable hardware accelerator for NTT-based polynomial multiplication,","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.496787Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:f52ed3aebc0b1089f8775b92df51e7c28fb588cca1c5aeceb31493b9ab64a506","observation_id":"707377dc-4ab6-4e9c-b1f3-ebd35a6ef546","resolution":{"observed_at":"2026-08-01T15:13:34.496787Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.671791Z","title":"KaLi: A crystal for post-quantum security using Kyber and Dilithium,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.671791Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:bcf05767e0911837f8e02f0ab200097cad7d0c29930ca63697c02b0bf7ad7f91","observation_id":"0a927bcb-aa6b-46ee-ae8f-ce64f6955904","resolution":{"observed_at":"2026-08-01T15:13:34.671791Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.770669Z","title":"A hardware accelerator for polynomial multiplication operation of CRYSTALS-Kyber PQC scheme,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.770669Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:15d0f949be24f7c4cabcd117cf5b40e9efa93ec3e31fa6809ee34605dd4e8ff5","observation_id":"77e3d90f-d4f5-439c-893f-1d233290ca87","resolution":{"observed_at":"2026-08-01T15:13:34.770669Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1587/elex.17.20200234","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"A pure hardware implementation of CRYSTALS-Kyber PQC algorithm through resource reuse,","venue":"IEICE Electronics Express","work_id":"9b9d8c56-a929-46aa-bd76-54ff5b7333df","year":2020},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.878577Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:d8d1fe6ae5eac89a99e646a244e6582ca86ebb3a25cf4eb7a136280f27eb0a0d","observation_id":"3e62bcdf-6e1d-4506-8d24-2b4a30254c88","resolution":{"observed_at":"2026-08-01T15:18:51.904938Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.992394Z","title":"Towards efficient Kyber on FPGAs: A processor for vector of polynomials,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.992394Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:5a409fde04fc517e93a8d4629ccf35419eed23c0e2e3714c54c2e6fcf5fd6179","observation_id":"be56884f-4379-4e7b-a702-6e1320a95dce","resolution":{"observed_at":"2026-08-01T15:13:34.992394Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.077746Z","title":"A high-speed hardware architecture of an NTT accelerator for CRYSTALS-Kyber,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.077746Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:8374e6bdecd310214d849cbefe6e72f46d81923522c2500c103422ad050b26da","observation_id":"615962cc-d6a4-4352-8381-0f49db209254","resolution":{"observed_at":"2026-08-01T15:13:35.077746Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.184091Z","title":"HyperNTT: A fast and accurate NTT/INTT accelerator with multi-level pipelining and an improved K2-RED mod- ule,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.184091Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:4d8e718cfa1a4fdd6d04f5da5876f612b040b35707be314dee1ab8b378d4ae80","observation_id":"d5b30b39-16e5-4c30-93c7-4f0112fadf4d","resolution":{"observed_at":"2026-08-01T15:13:35.184091Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.340714Z","title":"Low latency FPGA implementation of NTT for Kyber,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.340714Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:c7debc1d64aefe0592b44df6591d7eefa48d2ada32457b3dfcf9dfb9292d7b94","observation_id":"fcb77610-fc8b-4185-9875-400900eecaf1","resolution":{"observed_at":"2026-08-01T15:13:35.340714Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.451669Z","title":"Towards efficient hardware implementation of NTT for Kyber on FPGAs,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.451669Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:1ce06eb4b1bef8e9cef6b7a532b2485defc38cf514b198e6f458d8acf2de9f8a","observation_id":"d6f23815-4912-48b2-b191-7cebeb038722","resolution":{"observed_at":"2026-08-01T15:13:35.451669Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.537631Z","title":"Efficient, error-resistant NTT architectures for CRYSTALS-Kyber FPGA accelerators,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.537631Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:5b9d89060cee877ebddb92e2f15e8173680b9c1ce0cd421d8b269623f342138a","observation_id":"8bb9f3de-b5da-44a3-bb2a-9ff16bdfa5d1","resolution":{"observed_at":"2026-08-01T15:13:35.537631Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/les.2024","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:18:51.638426Z","title":"Evaluating NTT/INTT implementation styles for post-quantum cryptography,","venue":null,"work_id":"bbf5fa94-a9aa-40f0-841b-5ca7060ff6b5","year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.637492Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:82a6c94e092702655f548332f1c3bea94f91d7c9762990cbc33bcf9e500df201","observation_id":"ebce30e5-e296-48f4-bcb6-8674a28f817d","resolution":{"observed_at":"2026-08-01T15:18:51.731278Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.717427Z","title":"Unif-NTT: A unified hardware design of forward and inverse NTT for PQC algorithms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.717427Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:749c70dcd18b39461e7a2adefe5dfe7bbd78a579e79ac6a25ac66725aac09acf","observation_id":"5323ac78-b62e-46fd-a034-4665c397d796","resolution":{"observed_at":"2026-08-01T15:13:35.717427Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.856654Z","title":"Efficient num- ber theoretic transform accelerator for CRYSTALS-Kyber,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.856654Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:9d58ae08b46ae0b6e8d070ca99c671b5438ec414d4bf3651ee8c817587b8ccf5","observation_id":"d091f34f-c50e-4d4b-924c-87466f00691e","resolution":{"observed_at":"2026-08-01T15:13:35.856654Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:35.987190Z","title":"High-speed NTT accelerator for CRYSTAL-Kyber and CRYSTAL- Dilithium,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:35.987190Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:c69b316d321f0950159a4ad890c0bd6757fd27a65ffb89dd2691a1602aecf75a","observation_id":"5a067421-7876-4ab2-b5ee-984c254354eb","resolution":{"observed_at":"2026-08-01T15:13:35.987190Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:36.170771Z","title":"Yet another improvement of plantard arithmetic for faster Kyber on low-end 32-bit IoT devices,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:36.170771Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:e248e4e6f11d719988cf0a7eedb29015d5ed06817431b02bf8212d6506a795fc","observation_id":"1703ad73-0c40-42a8-8d4f-6715a45a6253","resolution":{"observed_at":"2026-08-01T15:13:36.170771Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:36.311078Z","title":"CRYPHTOR: A memory- unified NTT-based hardware accelerator for post-quantum CRYSTALS algorithms,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:36.311078Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:cc19e0b1c1eb90d6a54f8b1ec6f0fd25c721d001b6c10f9065627646adb5c013","observation_id":"4aadebaf-a9b6-4102-b330-e695fcf97c7c","resolution":{"observed_at":"2026-08-01T15:13:36.311078Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:36.436757Z","title":"Zero-value filtering for accelerating non- profiled side-channel attack on incomplete NTT-based implementations of lattice-based cryptography,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:36.436757Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:d2967a2b6630848d2d48d0c8f4175f06f072ebf10188f3b5ffa579e76d42e3a5","observation_id":"5d563540-32a7-4965-b028-9eab0bc85b0b","resolution":{"observed_at":"2026-08-01T15:13:36.436757Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:36.608685Z","title":"Split-radix based compact hardware architecture for CRYSTALS-Kyber,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:36.608685Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:dfc0e03c375fce7960a126c4ad11f2d9bdbcf3e6822f0b57dc78ce9198efa092","observation_id":"3dd5189e-0a53-473a-9815-2b94cd2db760","resolution":{"observed_at":"2026-08-01T15:13:36.608685Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:36.811972Z","title":"Reconfigurable and high-efficiency polynomial multiplication accelerator for CRYSTALS-Kyber,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:36.811972Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:9c8d183b5b9981d7f98e4fcd2fc2ce7cc1f7a699f6c14647717e79c35555e1ab","observation_id":"db74275a-0713-4e55-bf63-56568ac2ded8","resolution":{"observed_at":"2026-08-01T15:13:36.811972Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:37.022918Z","title":"An FPGA-based efficient NTT accelerator for post-quantum cryptography CRYSTALS-Kyber,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.022918Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:319cf63486b315a942a15fd32f7ac66b5ca8ce1e758b8c0a3a1019c8f83993e6","observation_id":"d586416c-0d6c-4bd0-9d3d-900e33de7360","resolution":{"observed_at":"2026-08-01T15:13:37.022918Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:37.132078Z","title":"Towards a lightweight CRYSTALS-Kyber in FPGAs: an Ultra-lightweight BRAM-free NTT core,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.132078Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:dec98b76d7feef4eca7d6e26b12e37a4bf9cd7c8387a83fd2e0b3846707a24ca","observation_id":"aafc55a1-e132-4b08-8831-0b6d825eb85f","resolution":{"observed_at":"2026-08-01T15:13:37.132078Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:37.198820Z","title":"An area-time efficient hardware architec- ture for ML-KEM post-quantum cryptography standard,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.198820Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:ab78b4869079d62273adbb9932c611c4c0364635575ab33a508cc96072e6f1b6","observation_id":"2da40da1-dbde-4027-9bd3-3bb9b542fd38","resolution":{"observed_at":"2026-08-01T15:13:37.198820Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:37.317415Z","title":"Optimized design and implementation of CRYSTALS- Kyber based on MLWE,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.317415Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:680b87cc874f9f095f0c77d15c0f9e9e102c8f773098068c09237ceeed3e80bc","observation_id":"eb279429-53df-4f9a-be43-8f2cff3bafa3","resolution":{"observed_at":"2026-08-01T15:13:37.317415Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:37.430816Z","title":"Optimization and implementation of the number theoretic transform butterfly unit for large integer multiplication,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.430816Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:69009c61c9690c949b204bb46c3f1ac0bc31edf4793bdecf272988e360baf5d1","observation_id":"0fb8f006-53cb-468b-b4a1-4a75bd0bcbef","resolution":{"observed_at":"2026-08-01T15:13:37.430816Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:37.560811Z","title":"Pipelined high-throughput NTT architecture for lattice-based cryptography,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.560811Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:6a5fe9ceb73e9286f1783145b37c5bb52a0536f8d68a70eb9cc4d3f804e0d06b","observation_id":"b1e9fcb9-a2ae-4b03-a020-0abcbc53d57b","resolution":{"observed_at":"2026-08-01T15:13:37.560811Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:37.729291Z","title":"A complete beginner guide to the number theoretic transform (NTT),","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.729291Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:88430eae9cf6e49ec8c85dd527cfd552612da6518806a752fbd94a025d54f249","observation_id":"341e516d-49ec-441e-8b37-8abfbe8cb6ed","resolution":{"observed_at":"2026-08-01T15:13:37.729291Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.13154/tches.v2020.i2.49-72","metadata_source":"openalex","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T02:28:24.338817Z","title":"Highly efficient architecture of NewHope-NIST on FPGA using low-complexity NTT/INTT,","venue":"DOAJ (DOAJ: Directory of Open Access Journals)","work_id":"cf980194-b58e-4a4b-bcff-dd14fd5bd5b9","year":2026},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:37.904576Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:c7b674e3d65467bb6993e6a1d33287e9e2ca563e24923b068d27fb6b3cbb3ef6","observation_id":"2c6ce35f-c6ec-4417-84e7-68a409e897ff","resolution":{"observed_at":"2026-08-01T15:18:51.531185Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:38.094302Z","title":"Optimized schoolbook polynomial multiplication for compact lattice-based cryptography on FPGA,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:38.094302Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:607b7c4ab93d1ca676d5a1a6035dfa44551432caefdb5a2fe8b5183fe4b70bc7","observation_id":"5251037e-bf2d-4ac8-8c36-7e647cbdba59","resolution":{"observed_at":"2026-08-01T15:13:38.094302Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:38.249779Z","title":"Highly-efficient hardware architecture for CRYSTALS-Kyber with a novel conflict-free memory access pattern,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:38.249779Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:22fbca6933ee6f38016d9b055b2a75df804f4012ea2f1612a1bc04de8fe888e9","observation_id":"9c1de16c-ef9a-491e-a154-a88800a9e277","resolution":{"observed_at":"2026-08-01T15:13:38.249779Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T15:13:34.582895Z","title":"Available: https://doi.org/10.1016/j.micpro.2022.104451","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC","version":1},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-01T15:13:34.582895Z"},"links":{"citing_paper":"/paper/2607.18533"},"observation_digest":"sha256:ee82bd1de74ec22153825ecbaa732700981791db57c732df1d302743bc76ce87","observation_id":"1256bdef-17ac-4404-a295-99d361e0b078","resolution":{"observed_at":"2026-08-01T15:13:34.582895Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.18533","last_updated":"2026-07-20T21:57:25Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-18T15:16:50.623402Z","submitted_at":"2026-07-20T21:57:25Z","title":"PIP-NTT: Towards a Scalable Memory-Parallelized Accelerator for Iterative NTT in PQC"},"reference_resolution":{"displayed":38,"state_counts":{"malformed_identifier":1,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":34,"verified_exact":3,"verified_fuzzy":0},"total_outbound_references":38},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 38 of 38 outbound references and 0 inbound Pith citation observations for arXiv:2607.18533."}