{"as_of":"2026-08-16T13:13:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:99934fae6324b9ac864fa6b4cd73700b3d4ab8b72dcc1d0bbcb80d463c49b3f9","coverage":[{"denominator":26,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":26,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-15T15:35:43.954755Z","state":"measured"},{"denominator":26,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":26,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-16T06:30:59.297886+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.20908/citation-record","integrity":"/paper/2607.20908/integrity","json":"/paper/2607.20908/citation-record.json","paper":"/paper/2607.20908"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"2507.11948","last_updated":"2025-07-16T06:33:07Z","snapshot_observed_at":"2026-08-09T05:05:38.345869Z","submitted_at":"2025-07-16T06:33:07Z","title":"Kevin: Multi-Turn RL for Generating CUDA Kernels","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.11948","snapshot_observed_at":"2026-08-15T15:35:43.831799Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.831799Z"},"links":{"cited_paper":"/paper/2507.11948","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:138dbfcd9bdfdbf6576d2b102fcca52032a2d3f5597a573b10a095810bd4834c","observation_id":"e28fdee3-c240-4fc2-9a30-b7015b90c302","resolution":{"observed_at":"2026-08-15T15:35:43.831799Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2107.03374","last_updated":"2021-07-14T17:16:02Z","snapshot_observed_at":"2026-08-08T11:58:24.516369Z","submitted_at":"2021-07-07T17:41:24Z","title":"Evaluating Large Language Models Trained on Code","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2107.03374","snapshot_observed_at":"2026-08-15T15:35:43.842904Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.842904Z"},"links":{"cited_paper":"/paper/2107.03374","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:8857aa2720669978d3c222b8352043a495cd162011ee09d905b8eda95f44c701","observation_id":"9119fff1-1023-4230-ac9c-372bd003ee55","resolution":{"observed_at":"2026-08-15T15:35:43.842904Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:44.970840Z","title":null,"venue":null,"work_id":"53819ec2-017d-49af-9bf5-f467f26156d9","year":2007},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.863971Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:f589d85154aa5aee22475cd1be5055100187106d538ed7cd94db84846c2ebf20","observation_id":"9dbb4663-1013-4587-ba45-113ff493a122","resolution":{"observed_at":"2026-08-15T15:35:44.975652Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2506.11153","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:44.441642Z","title":null,"venue":null,"work_id":"3c3188ae-2272-483b-8169-17a7ec70cc2c","year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.889150Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:6b69d7a74c4d838e58a6b454ddd2a2fee27697d0779a88d37524b141eb32b689","observation_id":"0fee6422-ca5a-47e6-941e-33bc14a61218","resolution":{"observed_at":"2026-08-15T15:35:44.449959Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:43.893745Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.893745Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:b714e41a1814a3696c4991cc3966caab77be86eb057f81b69adb3f23a5a54485","observation_id":"13322665-f22e-4cce-9867-3def0618ab01","resolution":{"observed_at":"2026-08-15T15:35:43.893745Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.14111","last_updated":"2026-08-05T22:03:49Z","snapshot_observed_at":"2026-08-09T23:09:14.608641Z","submitted_at":"2025-07-18T17:43:56Z","title":"CUDA-L1: Improving CUDA Optimization via Contrastive Reinforcement Learning","version":12},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.14111","snapshot_observed_at":"2026-08-15T15:35:43.898391Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.898391Z"},"links":{"cited_paper":"/paper/2507.14111","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:239c5c7356dcf827577f302f75fb7c3b7b353604caa588dcbb504ab6a4ca7a88","observation_id":"3f83d322-917d-459d-b485-0836c1f69129","resolution":{"observed_at":"2026-08-15T15:35:43.898391Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2512.23236","last_updated":"2026-07-06T22:18:07Z","snapshot_observed_at":"2026-08-14T21:09:28.913440Z","submitted_at":"2025-12-29T06:31:55Z","title":"KernelEvolve: Scaling Agentic Kernel Coding for Heterogeneous AI Accelerators at Meta","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2512.23236","snapshot_observed_at":"2026-08-15T15:35:43.903160Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.903160Z"},"links":{"cited_paper":"/paper/2512.23236","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:8489e82d4e16be25d3d0875a551d3805231c104c1a8001c01a475e7f096bcd5e","observation_id":"db25c021-b1b2-4402-aac1-47dd6772f7c7","resolution":{"observed_at":"2026-08-15T15:35:43.903160Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2203.13474","last_updated":"2023-02-27T21:26:48Z","snapshot_observed_at":"2026-08-13T14:36:56.609471Z","submitted_at":"2022-03-25T06:55:15Z","title":"CodeGen: An Open Large Language Model for Code with Multi-Turn Program Synthesis","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2203.13474","snapshot_observed_at":"2026-08-15T15:35:43.908116Z","title":"Nijkamp, B","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.908116Z"},"links":{"cited_paper":"/paper/2203.13474","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:3b784b77f2ea2eae197e0b5eaf165916b65e863a22e8bb3a4d520b88a902f3a6","observation_id":"0af3c122-52b0-497f-be0b-c8ea8fac9cae","resolution":{"observed_at":"2026-08-15T15:35:43.908116Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2502.10517","last_updated":"2025-02-14T19:30:53Z","snapshot_observed_at":"2026-08-16T10:36:49.395324Z","submitted_at":"2025-02-14T19:30:53Z","title":"KernelBench: Can LLMs Write Efficient GPU Kernels?","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2502.10517","snapshot_observed_at":"2026-08-15T15:35:43.913340Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.913340Z"},"links":{"cited_paper":"/paper/2502.10517","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:0a9c8281019ff3b028bc19f6587c6ed684787ac7ed3cc2fb9c3742f884d70e7b","observation_id":"c8deb958-d831-4a13-a7a8-ef35a37d1931","resolution":{"observed_at":"2026-08-15T15:35:43.913340Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2505.09388","last_updated":"2025-05-14T13:41:34Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2025-05-14T13:41:34Z","title":"Qwen3 Technical Report","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2505.09388","snapshot_observed_at":"2026-08-15T15:35:43.923369Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.923369Z"},"links":{"cited_paper":"/paper/2505.09388","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:6636a316aebb792bffae2ca67bc6afd8cb165763eac384487002bdb9e05377da","observation_id":"f57c09ea-b050-4a2e-adb1-f8a850a4cef0","resolution":{"observed_at":"2026-08-15T15:35:43.923369Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2302.07867","last_updated":"2024-04-26T16:41:55Z","snapshot_observed_at":"2026-08-14T06:29:53.948596Z","submitted_at":"2023-02-15T18:59:21Z","title":"Learning Performance-Improving Code Edits","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2302.07867","snapshot_observed_at":"2026-08-15T15:35:43.928599Z","title":"Shypula, A","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.928599Z"},"links":{"cited_paper":"/paper/2302.07867","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:3faee8366b1f6b77be4fd98c85e023526db1ecf8704f39b607b21eb8c892b9e1","observation_id":"3ba47d87-9b74-4676-9d42-43f6a3708129","resolution":{"observed_at":"2026-08-15T15:35:43.928599Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.20571","last_updated":"2025-10-24T10:02:36Z","snapshot_observed_at":"2026-08-15T17:20:54.840134Z","submitted_at":"2025-04-29T09:24:30Z","title":"Reinforcement Learning for Reasoning in Large Language Models with One Training Example","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.20571","snapshot_observed_at":"2026-08-15T15:35:43.939377Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.939377Z"},"links":{"cited_paper":"/paper/2504.20571","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:c4661aa92cd88a229097b113ba7a83f65ea721f7513fcb2965d6334ae4430fce","observation_id":"e6c3783d-8362-46be-aca4-926cda98d36d","resolution":{"observed_at":"2026-08-15T15:35:43.939377Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2402.19446","last_updated":"2024-02-29T18:45:56Z","snapshot_observed_at":"2026-08-13T04:06:49.620740Z","submitted_at":"2024-02-29T18:45:56Z","title":"ArCHer: Training Language Model Agents via Hierarchical Multi-Turn RL","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2402.19446","snapshot_observed_at":"2026-08-15T15:35:43.944364Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.944364Z"},"links":{"cited_paper":"/paper/2402.19446","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:5927f8d71de06b6f30bca12f7d4f4d45145f7c2df451d9e4dc2b26ea32e417ee","observation_id":"fcd94a65-07c8-46f9-956a-e4f8a0768a65","resolution":{"observed_at":"2026-08-15T15:35:43.944364Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:43.949680Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.949680Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:1a104050c1c46682e6d5c4d2d94f79322ee9a137d3425cdbaa5b917ec0d285ac","observation_id":"f384bae8-2a04-4555-99c7-d7863947d040","resolution":{"observed_at":"2026-08-15T15:35:43.949680Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:44.938396Z","title":"These features are integrated into the reinforcement learning reward to guide the model toward efficient parallel implementations","venue":null,"work_id":"42b658df-e194-4f66-90e4-bbf55204fa1e","year":2026},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.954755Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:e15d77c5b0c24133773de4561bafa61f88f18e23b0f8d911da51a5ef855c6154","observation_id":"613ff5da-7813-48a7-81d1-870c141b4cab","resolution":{"observed_at":"2026-08-15T15:35:44.944637Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2410.02089","last_updated":"2025-02-18T11:39:46Z","snapshot_observed_at":"2026-08-16T13:13:08.983898Z","submitted_at":"2024-10-02T23:25:17Z","title":"RLEF: Grounding Code LLMs in Execution Feedback with Reinforcement Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2410.02089","snapshot_observed_at":"2026-08-15T15:35:43.868636Z","title":"Gehring, K","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2007,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.868636Z"},"links":{"cited_paper":"/paper/2410.02089","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:f49e21c665b3d9213842cafd27da14fa0ad56d6f6b31602317a93a89c0a50e6a","observation_id":"66add268-a6a3-4546-9455-f27ca8322428","resolution":{"observed_at":"2026-08-15T15:35:43.868636Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2409.12186","last_updated":"2024-11-12T13:24:25Z","snapshot_observed_at":"2026-07-06T02:11:23.670680Z","submitted_at":"2024-09-18T17:57:57Z","title":"Qwen2.5-Coder Technical Report","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.12186","snapshot_observed_at":"2026-08-15T15:35:43.883971Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2009,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.883971Z"},"links":{"cited_paper":"/paper/2409.12186","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:8546f6d749e0648d4bfc5585054085848d974d5a2a3a2880d421d3c5c8ed7e27","observation_id":"07d401ca-2215-4975-98ff-149be4e03c3c","resolution":{"observed_at":"2026-08-15T15:35:43.883971Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:44.955862Z","title":"Waghjale, V","venue":null,"work_id":"6b4cdf58-8157-4e16-b55b-7a4f2b20c4f5","year":2024},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2010,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.933689Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:394c22fafe7820bf4b0726a36387d74756a77b4e8a4fdc2a9fd0d0ca7bea2e06","observation_id":"91472e1e-5cff-4b10-b450-6e6e00f7064f","resolution":{"observed_at":"2026-08-15T15:35:44.960486Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:43.853597Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2012,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.853597Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:c718f2289d3c0ed16b7055cbfd314ac7a32bdce3ab16d4ff1b5138df11c858d0","observation_id":"1cf2e7b9-785c-4735-beb3-7cef0a5846af","resolution":{"observed_at":"2026-08-15T15:35:43.853597Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2105.12655","last_updated":"2021-08-29T19:43:43Z","snapshot_observed_at":"2026-08-13T21:23:56.304750Z","submitted_at":"2021-05-25T00:13:29Z","title":"CodeNet: A Large-Scale AI for Code Dataset for Learning a Diversity of Coding Tasks","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2105.12655","snapshot_observed_at":"2026-08-15T15:35:43.918189Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2013,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.918189Z"},"links":{"cited_paper":"/paper/2105.12655","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:7a07c0dc840da606d0865517737db212d4ee039158fb1ca63a131163c402f20b","observation_id":"6ba13fcb-5933-4335-a468-e3db0bae8f9c","resolution":{"observed_at":"2026-08-15T15:35:43.918189Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2501.12948","last_updated":"2026-01-04T03:57:36Z","snapshot_observed_at":"2026-08-15T12:33:55.451951Z","submitted_at":"2025-01-22T15:19:35Z","title":"DeepSeek-R1: Incentivizing Reasoning Capability in LLMs via Reinforcement Learning","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2501.12948","snapshot_observed_at":"2026-08-15T15:35:43.878922Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2014,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.878922Z"},"links":{"cited_paper":"/paper/2501.12948","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:998093a1c7747d3a018a807d5b51b3bd372dcf64200fdc219aa2581ccd10e81a","observation_id":"84eb02a7-44e2-49cc-92f1-043394c3f43f","resolution":{"observed_at":"2026-08-15T15:35:43.878922Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2110.14168","last_updated":"2021-11-18T00:23:45Z","snapshot_observed_at":"2026-08-14T02:43:01.480086Z","submitted_at":"2021-10-27T04:49:45Z","title":"Training Verifiers to Solve Math Word Problems","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2110.14168","snapshot_observed_at":"2026-08-15T15:35:43.848685Z","title":"Cobbe, V","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2021,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.848685Z"},"links":{"cited_paper":"/paper/2110.14168","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:734ad8a1e13b33da0a3a3ea63aefd64201efe93051b85d6d08455b98a04c91ba","observation_id":"c013e5fa-7887-42ab-8eac-1d723ebdf9c2","resolution":{"observed_at":"2026-08-15T15:35:43.848685Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2512.23424","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:44.578080Z","title":null,"venue":null,"work_id":"9430d92d-3e96-4592-a969-855ada92a8ba","year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2023,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.858868Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:1ec557ae135905a132d80485ad7321f977adcf63d0481fb40f8e7b56c5e23746","observation_id":"acdd1b21-f221-40c4-acaf-950d897757c8","resolution":{"observed_at":"2026-08-15T15:35:44.586153Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2504.04736","last_updated":"2025-04-28T01:20:59Z","snapshot_observed_at":"2026-08-16T12:43:30.161882Z","submitted_at":"2025-04-07T05:20:58Z","title":"Synthetic Data Generation & Multi-Step RL for Reasoning & Tool Use","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.04736","snapshot_observed_at":"2026-08-15T15:35:43.874204Z","title":"Goldie, A","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.874204Z"},"links":{"cited_paper":"/paper/2504.04736","citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:3c5f1cdcacee37c02fcdccdac32e1e11f91c48813dee5993a29a47f5327aea7b","observation_id":"0b8c9b57-bcd0-475d-939a-c95598296d59","resolution":{"observed_at":"2026-08-15T15:35:43.874204Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:43.837557Z","title":"Bhattacharjee, H","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2025,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.837557Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:6ef091420dc6faa95a1526873e873b85b9499d9268fca49115e0714f5ca90a33","observation_id":"d70516c7-7b02-4405-a85c-0c8f74b26069","resolution":{"observed_at":"2026-08-15T15:35:43.837557Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-15T15:35:44.986246Z","title":null,"venue":null,"work_id":"9e2c833a-c1b9-4570-bbe3-6aa0c8697ba7","year":2026},"citing_paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation","version":1},"reference_index":2026,"source":"pdf_text","source_observed_at":"2026-08-15T15:35:43.825977Z"},"links":{"citing_paper":"/paper/2607.20908"},"observation_digest":"sha256:41ef40ffded83497a16126d032b3dbb93080561758babf573403eb8283d51af2","observation_id":"1e3b22e2-01bd-437c-95d3-2cd3dd305bd3","resolution":{"observed_at":"2026-08-15T15:35:44.991895Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-16T06:30:59.297886+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2607.20908","last_updated":"2026-07-23T04:06:41Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-15T22:56:18.949146Z","submitted_at":"2026-07-23T04:06:41Z","title":"Multi-turn RL with Structural and Performance Aware Rewards for CUDA Kernel Generation"},"reference_resolution":{"displayed":26,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":22,"verified_exact":2,"verified_fuzzy":2},"total_outbound_references":26},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-16T06:30:59.297886+00:00","source":"crossref"},{"observed_at":"2026-08-16T06:30:54.164669+00:00","source":"retraction_watch"}],"thesis":"As of 16 August 2026, this Paper Citation Record lists 26 of 26 outbound references and 0 inbound Pith citation observations for arXiv:2607.20908."}