{"as_of":"2026-08-14T11:01:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:af69822f3c60ba70eb4d7e0b53848977917d2b310344ab8c9121181bef8848d7","coverage":[{"denominator":69,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":69,"source":"paper_references, paper_reference_links","source_observed_at":"2026-07-31T20:44:51.551686Z","state":"measured"},{"denominator":69,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":69,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-14T06:32:32.682623+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.24221/citation-record","integrity":"/paper/2607.24221/integrity","json":"/paper/2607.24221/citation-record.json","paper":"/paper/2607.24221"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:50.800143Z","title":"Interconnect Design for Heterogeneous Integration of Chiplets in the AMD Instinct MI300X Accelerator,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:50.800143Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:c52b6906759ed40fc1e366ad743b796a7cb592de52bfe801c0b7cddbcd52cde5","observation_id":"d5f60d4a-ccc1-4ad3-8b1d-0075459c4326","resolution":{"observed_at":"2026-07-31T20:44:50.800143Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:50.847963Z","title":"Enabling Scalable Chiplet-Based Uniform Memory Architectures with Silicon Photonics,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:50.847963Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:47c48b21d75f9e4a9313ffa8a9bb7a1137687422ea9c86eb01f0ecddfabb847c","observation_id":"6946c327-798a-4675-99de-d345cb0e55a7","resolution":{"observed_at":"2026-07-31T20:44:50.847963Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:50.896256Z","title":"Pioneering Chiplet Technology and Design for the AMD EPYC and Ryzen Processor Families: Industrial Product,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:50.896256Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:857ec6e725d03a5d0ee113fc04894ceeb84eb54f8811cb449eacc49875161474","observation_id":"73337122-ebae-4ec1-8840-788d1383b3be","resolution":{"observed_at":"2026-07-31T20:44:50.896256Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:50.939837Z","title":"Active Interposer Technology for Chiplet- Based Advanced 3D System Architectures,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:50.939837Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:ba635fff3e032d2a6e252c6d30c96d6f1aa2bebaae3d3472e0a4fbe236f9f020","observation_id":"facbb6dd-754e-4e4e-b935-fa97e1a5d8d4","resolution":{"observed_at":"2026-07-31T20:44:50.939837Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:50.999169Z","title":"Coherence Attacks and Countermeasures in Interposer- Based Chiplet Systems,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:50.999169Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:f8c1edacedcb4cbe1edf591657868ec46d6728b5d61eac069dd324cd3051c38f","observation_id":"dd2d4360-ee83-44c4-beba-9fde099c69f0","resolution":{"observed_at":"2026-07-31T20:44:50.999169Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.101247Z","title":"AMD Next-Generation “Zen 4","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.101247Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:74c9c3148185885d57181b6f71610e14fff8ee337ff9dae4036ee15d2c3a0d38","observation_id":"ac296e22-943a-4da0-a482-8863f7f9567e","resolution":{"observed_at":"2026-07-31T20:44:51.101247Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.235832Z","title":"Accelerating Innovation Through a Standard Chiplet Inter- face: The Advanced Interface Bus (AIB),","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.235832Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:39a7bf1b8ba2e989aeccba75dc6f7c8b8542e7d68c26d4ebfbb276e87507767f","observation_id":"3d871dd8-3377-4abc-b1f0-2bf1c6ce5ae5","resolution":{"observed_at":"2026-07-31T20:44:51.235832Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.240495Z","title":"Universal Chiplet Interconnect Express (UCIe): An Open Industry Standard for Innovations With Chiplets at Package Level,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.240495Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:45c2d08dacfe8e4affb476638348fba182ad44ddd51f988a19be889a3b8bf529","observation_id":"1a1f5ee8-9a6b-408d-aba7-dcabb1a5342d","resolution":{"observed_at":"2026-07-31T20:44:51.240495Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.245040Z","title":"Analysis of UCIe 48/64 GT/s Electrical Links,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.245040Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:0a4ffa0347d944b2edd43e7f7d8ad6c60e823503c93470806e28ecb1c3df2718","observation_id":"e6a34b72-e86f-4889-8bdb-2ca58a9b714d","resolution":{"observed_at":"2026-07-31T20:44:51.245040Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.249791Z","title":"Chapter 2: High Performance Computing (HPC),","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.249791Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:05839dfd3297ef680600fe013c6e3ff036f5179501a7f4278fa44e4864a32ff9","observation_id":"f6568694-529b-4194-a9ba-52d2e5b27479","resolution":{"observed_at":"2026-07-31T20:44:51.249791Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.254575Z","title":"The Road to 64G UCIe IP: What Designers Need to Know,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.254575Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:4a1d2b399e8bec09ad663c1f5efe276ef70f1fc25679e3b9fddc54d35f44b59c","observation_id":"065c781a-830f-45b9-a9f2-f5f6e27bb905","resolution":{"observed_at":"2026-07-31T20:44:51.254575Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.259208Z","title":"Kite: A Family of Heterogeneous Interposer Topologies Enabled via Accurate Inter- connect Modeling,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.259208Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:190bc7228cd2de9712a14cc0335d5c83a2a4c6ee296b3fa82c8348b7480c2d03","observation_id":"a3a69456-f5f3-423d-a69f-8bd2cfb5e671","resolution":{"observed_at":"2026-07-31T20:44:51.259208Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2007.03152","last_updated":"2020-09-30T02:35:48Z","snapshot_observed_at":"2026-08-14T04:51:50.002524Z","submitted_at":"2020-07-07T01:15:13Z","title":"The gem5 Simulator: Version 20.0+","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2007.03152","snapshot_observed_at":"2026-07-31T20:44:51.264193Z","title":"The gem5 Simulator: Version 20.0+,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.264193Z"},"links":{"cited_paper":"/paper/2007.03152","citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:960b6f56bdbc62b35e5a426612fbe7caac303149634e36f1b51b69ba9f18bbba","observation_id":"d4f49d40-6a98-4ef8-8f74-e31f9ae7f595","resolution":{"observed_at":"2026-07-31T20:44:51.264193Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.269001Z","title":null,"venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.269001Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:448010642de9f88729aa52ca85da798b41cdf90c8f5aaa6318f20706b63d4d43","observation_id":"3c410598-28f0-46ec-b3b0-5d662edce955","resolution":{"observed_at":"2026-07-31T20:44:51.269001Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.273155Z","title":"Quasi-Cyclic LDPC Codes for Fast Encoding,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.273155Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:5d30e88aac7c4b65cef125678b1fff39a0f256a36ddc369cc7daea2732100ae8","observation_id":"e23daaaf-bbfc-4bcf-8d7e-d335c14d05eb","resolution":{"observed_at":"2026-07-31T20:44:51.273155Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.277319Z","title":"LDPC- in-SSD: Making Advanced Error Correction Codes Work Effectively in Solid State Drives,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.277319Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:d713859a05be4bf75f5e20a63ea8d31f0c409a7eb9763274be473b2323940f47","observation_id":"2a61ea8e-08a7-4005-b5f7-b58e2856b057","resolution":{"observed_at":"2026-07-31T20:44:51.277319Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.281457Z","title":"The PCIe 6.0 Specification Webinar Q&A: Error Detection and Correction (FEC),","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.281457Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:75a002c174f1608e84cbbbc3a3a0c477dc5751c3639a5687639fb0f053674410","observation_id":"dc72520a-ab9c-430c-8dac-ad77368cd747","resolution":{"observed_at":"2026-07-31T20:44:51.281457Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.286108Z","title":"Low-Density Parity-Check Codes,","venue":null,"work_id":null,"year":2003},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.286108Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:41751eb72f75f14f7aa4ce9ecaf4ff6037980dfa91357f4a5254b135d3c5590a","observation_id":"79e867b6-2d75-4da6-b3d5-c8af542da227","resolution":{"observed_at":"2026-07-31T20:44:51.286108Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.290558Z","title":"GARNET: A Detailed On-Chip Network Model Inside a Full-System Simulator,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.290558Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:def1e5b64409d57b599284a8547fefa34ec69d9afcca77a58b2421f09238f315","observation_id":"4e7a1fc1-b747-4737-a32e-d2796ebfc108","resolution":{"observed_at":"2026-07-31T20:44:51.290558Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.295021Z","title":"Sniper: Exploring the Level of Abstraction for Scalable and Accurate Parallel Multi-Core Simulation (SC),","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.295021Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:0ec82b46249e98e9892ea34f8e52c5948abb182a7734400caa1324b921e0323d","observation_id":"17667eae-528a-4469-8090-270baecb36ed","resolution":{"observed_at":"2026-07-31T20:44:51.295021Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.299606Z","title":"DARSIM: A Parallel Cycle-Level NoC Simulator,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.299606Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:5964ad16616da1cc01929d1f2310a23f85d12534887e3d45569c827d211c99e2","observation_id":"a996b538-1c31-4468-be4d-61e6211530b8","resolution":{"observed_at":"2026-07-31T20:44:51.299606Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.303720Z","title":"A Detailed and Flexible Cycle- Accurate Network-on-Chip Simulator,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.303720Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:ab1314b36cecbc616483c544546436c90c8674729a1795897898356a8c688dcf","observation_id":"bf83ea85-5472-446e-9d64-7f1ba0362b0e","resolution":{"observed_at":"2026-07-31T20:44:51.303720Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.307948Z","title":"Noxim: An Open, Extensible and Cycle-Accurate Network on Chip Simulator,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.307948Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:e839f56e71978ee5b6dc71c0d234cda0b660092bcec1864dbaf7d6640b66cf48","observation_id":"bec28b90-f115-4772-a40a-23550e2708fd","resolution":{"observed_at":"2026-07-31T20:44:51.307948Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.312393Z","title":"Muchisim: A Simulation Framework for Design Exploration of Multi-Chip Many- core Systems,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.312393Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:ae989934b331f3e81521a731f76638be61f01c3283e8a929ebdc96e07d6e2b52","observation_id":"115f74a9-6430-44da-9919-2c4641091ba9","resolution":{"observed_at":"2026-07-31T20:44:51.312393Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.319393Z","title":"BZSim: Fast, Large-Scale Mi- croarchitectural Simulation with Detailed Interconnect Modeling,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.319393Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:479062c6bd816eb98e464c70b6a6b7f5e0701d5f0220ba0605b5a0e143ed8583","observation_id":"0eeaacf8-167e-4d76-a07b-e34f53e9a022","resolution":{"observed_at":"2026-07-31T20:44:51.319393Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.323681Z","title":"Evaluating Chiplet-based Large- Scale Interconnection Networks via Cycle-Accurate Packet-Parallel Simulation,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.323681Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:f1670af91c35a9153801982942f4ad0a004f46f903d9d4f54833b4387ffb2650","observation_id":"8063a344-09d9-4ea9-8030-0a52265835a5","resolution":{"observed_at":"2026-07-31T20:44:51.323681Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.328188Z","title":"RapidChiplet: A Toolchain for Rapid Design Space Exploration of Inter-Chiplet Interconnects,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.328188Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:643808ea3e7d47c7880e195f516bd232c16dd4ae530176c642c66f5040b8bda9","observation_id":"fb9a8be7-77fc-409b-b2e7-19c7a359ae6c","resolution":{"observed_at":"2026-07-31T20:44:51.328188Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.334123Z","title":"32-bit Cyclic Redundancy Codes for Internet Applica- tions,","venue":null,"work_id":null,"year":2002},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.334123Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:765ba7a897d007f40d94912158d172dce1d3ef1a604a5624697d06aed022412e","observation_id":"5518e31f-7d59-46c2-a804-2fd041c4b34a","resolution":{"observed_at":"2026-07-31T20:44:51.334123Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.338445Z","title":"Richardson and R","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.338445Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:00a72c15048372c16ce52606cc16c5fe47a578393ce4344a401676fdef62f047","observation_id":"c930a170-8a65-45cc-9c93-bf4b28b9ed64","resolution":{"observed_at":"2026-07-31T20:44:51.338445Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.343056Z","title":"Characterizing and Optimizing LDPC Performance on 3D NAND Flash Memories,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.343056Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:b9a0e76e4c12ae8275523876a1c23ef2ed791692358025af101cc8de722d3927","observation_id":"908ead3d-5d0f-4978-b05d-6c1bc182eafa","resolution":{"observed_at":"2026-07-31T20:44:51.343056Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.347601Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.347601Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:0b55b3a5457956ec9f57fecb74726705a6dd1f36698cd8be28e64971957a0e4a","observation_id":"9fcb66b8-6cec-4226-9651-ae68fb4731fb","resolution":{"observed_at":"2026-07-31T20:44:51.347601Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.352589Z","title":"Clocking for PCIe Applications","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.352589Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:d8d3a55b7a60f78bf39185a5dbd3748e1888e4e80a974d42675348fd98f383dd","observation_id":"a02d6b40-516b-4622-8c8f-dc2844219136","resolution":{"observed_at":"2026-07-31T20:44:51.352589Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.356966Z","title":"Per- formance Analysis of Bump in Tapered TSV: Impact on Crosstalk and Power Loss,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.356966Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:2456c0bf4558edc4c5d505ed0cd3d5a12b384e19568b5c3fe7005ee9eb3245ef","observation_id":"0e55afd4-0a67-49ed-9783-52fdb8c5a149","resolution":{"observed_at":"2026-07-31T20:44:51.356966Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.361441Z","title":"A 32 Gb/s 0.36 pJ/bit 3 nm Chiplet IO Using 2.5- D CoWoS Package With Real-Time and Per-Lane CDR and Bathtub Monitoring,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.361441Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:92d742fd746465288f1cf677a00db8310f7111f831a7a49fa50177b24cb3ff3b","observation_id":"4c3cd5aa-1d2e-42d1-9669-901b5b441bba","resolution":{"observed_at":"2026-07-31T20:44:51.361441Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.365897Z","title":"Beyond CPO: A Motivation and Approach for Bringing Optics Onto the Silicon Interposer,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.365897Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:ab7735e65e3e31f07a7b89d596d4d68b191ac9221bb1451e3da264c37ed92f72","observation_id":"f097debc-7ea4-4b44-8e78-80a3519fde95","resolution":{"observed_at":"2026-07-31T20:44:51.365897Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.370579Z","title":"Digital Clock and Data Recovery Circuit Design: Challenges and Tradeoffs,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.370579Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:461ba3c32f0fb9cd0bf4284e48d04510c24aad3e75075bfe96efa2aac73c5612","observation_id":"2f523bbf-1c71-4299-8803-9910b6f5fde1","resolution":{"observed_at":"2026-07-31T20:44:51.370579Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.375015Z","title":"An Equalizer Adaptation Algorithm to Reduce Jitter in Binary Receivers,","venue":null,"work_id":null,"year":2006},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.375015Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:942759b462f72768acf27747a1102eefe7fc752ae4c1c15e76a24cf955ff1147","observation_id":"8c66090e-3b80-4a26-8f88-6ffe186b5634","resolution":{"observed_at":"2026-07-31T20:44:51.375015Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.379811Z","title":"A Study of BER and EVM Degradation in Digital Modulation Schemes Due to PLL Jitter and Communication- Link Noise,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.379811Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:94f97765e8551be54fd43edc75c1db8efd5074dfbe74d34f25644270d94894a8","observation_id":"68232c9a-1aad-49e8-949d-1bd66d5ebd03","resolution":{"observed_at":"2026-07-31T20:44:51.379811Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.384350Z","title":"A Novel Interposer Channel Structure with Vertical Tabbed Vias to Reduce Far-End Crosstalk for Next-Generation High-Bandwidth Memory,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.384350Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:ba972b12ba657ab7bf9c4d3553102dc504be45a8f997f19f634f67ef27c13834","observation_id":"f91b027d-c3e7-4b5d-b167-75eb615ea74d","resolution":{"observed_at":"2026-07-31T20:44:51.384350Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.389449Z","title":"Seamless Transition to PCIe 5.0 Technology in System Implementations Webinar Q&A,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.389449Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:60cb6a1acb85154185b6baa3d840f4ec4f8f391aea8a1ed869c5ccd92eaea095","observation_id":"0ba0f5a0-2d2f-4372-a8aa-ffc52c53196c","resolution":{"observed_at":"2026-07-31T20:44:51.389449Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.394769Z","title":"Optimized Signal and Power Integrity of Silicon Interposer for HBM2E in CoWoS Packaging,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.394769Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:1573acb255959c0609c3b9e5e88ecd779430f22901712c3a6752798467d3f8ae","observation_id":"915aa9c5-a278-4ef6-92e4-285ca84624ff","resolution":{"observed_at":"2026-07-31T20:44:51.394769Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.402861Z","title":"High-Bandwidth Chiplet Interconnects for Advanced Packaging Technologies in AI/ML Appli- cations: Challenges and Solutions,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.402861Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:5d1b33957e999cbcc2bd5ad004ce917f23971d924b08db3bbcd73395718b684a","observation_id":"decf515e-776d-4942-ac09-e14ef681a14a","resolution":{"observed_at":"2026-07-31T20:44:51.402861Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.407441Z","title":"Achieving Better Chiplet Design Signal Integrity with UCIe,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.407441Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:f5928e793ab3ac8bfcbbd982955acd97f7895e389602c267ca1affdcdafdf67b","observation_id":"0417fd15-0282-450d-a010-5fa3369a7333","resolution":{"observed_at":"2026-07-31T20:44:51.407441Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.417095Z","title":"UCIe Electrical, Form-Factor, and Compliance,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.417095Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:8dbeb62dfaba12e5e0bcf4fd98922301180ea1f6e8dd307a3c82bb0c8f4016b6","observation_id":"ca604dbd-2923-4fbd-9db1-f8f12acdbd05","resolution":{"observed_at":"2026-07-31T20:44:51.417095Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.422542Z","title":"Signal Integrity Design and Analysis of Universal Chiplet Interconnect Express (UCIe) Channel in Silicon Interposer for Advanced Package,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.422542Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:9339e315ed341e678f36fb8e926a1c2ad2ca5743cb883e16a2a8c0077eb9aa47","observation_id":"074212f4-8aa8-4ba8-9836-4482dcf6156c","resolution":{"observed_at":"2026-07-31T20:44:51.422542Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.430270Z","title":"Bit-Interleaved Coded Modula- tion,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.430270Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:857a13061861dbad7aba8817c429a657b7382d67a3f0c5e0c6b73b90ea10eda2","observation_id":"3c990a5f-ca15-4602-93c8-18ed9b79df34","resolution":{"observed_at":"2026-07-31T20:44:51.430270Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.437769Z","title":"A Reduced Complexity Decoder Architecture via Layered Decoding of LDPC Codes,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.437769Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:b73ccf9021bee6749a88808c1f358fe0965b678e3e29bf37114c7b2ba22438d9","observation_id":"db1761b5-9c98-40b9-bb5d-0243e18dd083","resolution":{"observed_at":"2026-07-31T20:44:51.437769Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.443086Z","title":"UCIe Specification Revision 2.0,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.443086Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:248e073e482139753651afc5b987ad0f308bc9e08494df2821fe27fb499c332a","observation_id":"f4460daf-eaf2-42a4-98bf-a21a47b8f353","resolution":{"observed_at":"2026-07-31T20:44:51.443086Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.448331Z","title":"Pre-FEC and Post-FEC BER as Criteria for Optimizing Wireline Transceivers,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.448331Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:b902a4ca3bddc7c5292fd24750e429ba33d11b17dac697449431f75fa1ac79d2","observation_id":"113f4656-647f-446c-ad45-5f74b5192f56","resolution":{"observed_at":"2026-07-31T20:44:51.448331Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1508.03619","last_updated":"2017-05-16T19:14:14Z","snapshot_observed_at":"2026-08-12T18:04:54.307657Z","submitted_at":"2015-08-14T19:46:48Z","title":"The GAP Benchmark Suite","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1508.03619","snapshot_observed_at":"2026-07-31T20:44:51.455008Z","title":"The GAP Benchmark Suite,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.455008Z"},"links":{"cited_paper":"/paper/1508.03619","citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:6889f18743aa5e438b3c93b43c4ce6dfa86e6fcbf6d465f8b26f9358746724c3","observation_id":"ac94b208-934c-490b-9967-8b1799a3ef9d","resolution":{"observed_at":"2026-07-31T20:44:51.455008Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.462373Z","title":"SPEC Bench- marks and Tools","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.462373Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:a303cd2af8b62d4fe5e7010a0319743d898ee8c32b0a53af35a1356366119b03","observation_id":"935b875b-14c7-4c05-9897-c550c42042e8","resolution":{"observed_at":"2026-07-31T20:44:51.462373Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.467672Z","title":"Splash- 4: A Modern Benchmark Suite with Lock-Free Constructs,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.467672Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:fc5517c96055181e889a460c0f908e5dd143345744a4e7ad34fedd0195cbec83","observation_id":"d0bde326-1019-4de2-be53-dcb2dd46248d","resolution":{"observed_at":"2026-07-31T20:44:51.467672Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.472188Z","title":"Rodinia: A Benchmark Suite for Heterogeneous Com- puting,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.472188Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:0a89377a1fa9a808bfca68e9ad7ae90ea36a7928beab5a9abdad4c1e03cbca67","observation_id":"4dfc7efe-7b77-46cc-b1a6-d5aa88b88fa3","resolution":{"observed_at":"2026-07-31T20:44:51.472188Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.476906Z","title":"XSBench: The Development and Verification of a Performance Abstraction for Monte Carlo Reactor Analysis,","venue":null,"work_id":null,"year":2014},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.476906Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:ecbf22713f9ddc770d822d2af9ede1d99aec484cba01e3bdef36fef0016719d3","observation_id":"0d5cc23a-5b0e-4962-90ac-9de94c100277","resolution":{"observed_at":"2026-07-31T20:44:51.476906Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.481298Z","title":"Core-to-Core Latency Measurement Tool","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.481298Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:87eee7381cf07f2febd3de0668b2b0dbb445fbee513d5a35cd010e473dddc390","observation_id":"5bac188c-5235-44a8-af0d-2207371bd218","resolution":{"observed_at":"2026-07-31T20:44:51.481298Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.486385Z","title":"Addressing End-to-End Memory Access Latency in NoC-Based Multicores,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.486385Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:65ece4486ea9394595ed85f7b3033b22a50ab9684bbf3afcf925a0919891c618","observation_id":"11cacf41-f583-4f6e-a1ae-bded08a8d446","resolution":{"observed_at":"2026-07-31T20:44:51.486385Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.492009Z","title":"Pitstop: Enabling a Virtual Net- work Free Network-on-Chip,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.492009Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:f8d066e8a01cd2f6ca5b53bcfd7d640082e1bfaa52fd452333d98296c6a6a4a9","observation_id":"4af1ace4-a3ef-4f51-9d9b-341799f8c5cf","resolution":{"observed_at":"2026-07-31T20:44:51.492009Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.496951Z","title":"A Quad-Chiplet AI SoC with Full-Chip Scalable Mesh Over 16Gb/s UCIe-Advanced Die-to-Die Interface for Large-Scale AI Inferencing,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.496951Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:bad8f6102c6a26f8dae4892f8778cc32f320acf4ae58a3e4b3d07e9b08787ea0","observation_id":"01cc035d-76f7-47f3-b755-ca7d4bed7476","resolution":{"observed_at":"2026-07-31T20:44:51.496951Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.502047Z","title":"Zeppelin: An SoC for Multichip Architectures,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.502047Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:fe1d7d0f359eab0a20ab765cf7c9b3fc2b85f920dbaa00d438a10403ce3062da","observation_id":"bda9da6d-3087-45b2-b3aa-14c8ea18d410","resolution":{"observed_at":"2026-07-31T20:44:51.502047Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.507030Z","title":"Compute Express Link (CXL) 3.1 Specification","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.507030Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:9f457f30225ce7b23c4fcd9ec8ae9e551d0f8eccf9a5c59605f224467cb312ec","observation_id":"db478be4-a129-4aa4-8995-795b1f0f4b4e","resolution":{"observed_at":"2026-07-31T20:44:51.507030Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.512123Z","title":"Scaling Out Chip Interconnect Networks with Implicit Sequence Numbers,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.512123Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:6531a38c70a43100c93a5586c8b84e0855414637c445b8d657f7da127f8a15a7","observation_id":"f2528adf-d53a-48ed-ba56-b2a8f736089a","resolution":{"observed_at":"2026-07-31T20:44:51.512123Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.516803Z","title":"Sapphire Rapids: The Next-Generation Intel Xeon Scalable Processor,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.516803Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:89f3e33bd69a992b5d19f951f4e96ab49a5057772e7cbc154cbf5dcb36e7dde6","observation_id":"224f03a5-a69a-4ed3-ab3a-cbaab820b68d","resolution":{"observed_at":"2026-07-31T20:44:51.516803Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.521493Z","title":"Invalidate or Update? Revisiting Coherence for Tomorrow’s Cache Hierarchies,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.521493Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:40c90272917391ef66d67f526527f92674c88791c53705f7d0c4f91e0621d67f","observation_id":"1f9136ad-e57d-4de8-8fbd-5242a6220f88","resolution":{"observed_at":"2026-07-31T20:44:51.521493Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.526664Z","title":"An Adaptive Cache Coherence Pro- tocol Optimized for Producer-Consumer Sharing,","venue":null,"work_id":null,"year":2007},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.526664Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:3438e8eb3cac4f7949ef8e4bdd2df7d292ac9f8b9146236741fc98e5c9f3176c","observation_id":"332f41d5-f701-473d-b087-f9d386c9247b","resolution":{"observed_at":"2026-07-31T20:44:51.526664Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.531934Z","title":"Anatomy of the gem5 Simulator","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.531934Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:e6e9c0fef34529aeaa38f8c3b8a05a8798e467a1fb0beba6d9e06e3db344fc0c","observation_id":"9662c68a-eca3-4b99-a164-9c731387ca22","resolution":{"observed_at":"2026-07-31T20:44:51.531934Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.537362Z","title":"Demystify- ing Complex Workload-DRAM Interactions: An Experimental Study,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.537362Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:d6f0d0647c22ad84a861545ae84c224685589f2406636ce90ac4853413ca26ce","observation_id":"6aa322bd-2683-4eb5-a082-0f748ccc678b","resolution":{"observed_at":"2026-07-31T20:44:51.537362Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.541967Z","title":"A First-Order Superscalar Processor Model,","venue":null,"work_id":null,"year":2004},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.541967Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:39cce34129e9479868028cf89cae68850a90983c61ad94d85109763ab5d288b2","observation_id":"58b7baa0-24ed-45d4-9d65-efe047a35f88","resolution":{"observed_at":"2026-07-31T20:44:51.541967Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.547390Z","title":"A Mechanistic Performance Model for Superscalar Out-of-Order Processors,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.547390Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:802e856afb70ff812df9a516bcffea5a2f173ebc499b36935820ded00a4807ad","observation_id":"3f05085c-cba5-428b-9d32-624608490cd3","resolution":{"observed_at":"2026-07-31T20:44:51.547390Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-07-31T20:44:51.551686Z","title":"Callback: Efficient Synchronization without Invalidation with a Directory Just for Spin-Waiting,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-07-31T20:44:51.551686Z"},"links":{"citing_paper":"/paper/2607.24221"},"observation_digest":"sha256:f7f9883a15da6bcb668978c379f3566e6b1ee367dfbe439421216b452359adbd","observation_id":"d0388e71-72b7-4e5b-b72c-2a0b5ce783d7","resolution":{"observed_at":"2026-07-31T20:44:51.551686Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.24221","last_updated":"2026-07-28T15:15:12Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-06T17:57:25.057559Z","submitted_at":"2026-07-27T09:53:10Z","title":"DICE: Detailed Inter-Chiplet End-to-End PHY Modeling for Accurate Chiplet Simulation"},"reference_resolution":{"displayed":69,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":69,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":69},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-14T06:32:32.682623+00:00","source":"crossref"},{"observed_at":"2026-08-14T06:32:18.44784+00:00","source":"retraction_watch"}],"thesis":"As of 14 August 2026, this Paper Citation Record lists 69 of 69 outbound references and 0 inbound Pith citation observations for arXiv:2607.24221."}