{"as_of":"2026-08-07T15:33:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:e6ab183be2bc419e613df76d8caba445c8c58a9b7887b70c5234908ecb9a49b1","coverage":[{"denominator":36,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":36,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-01T01:40:58.848048Z","state":"measured"},{"denominator":36,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":36,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-07T06:34:17.273281+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2607.27776/citation-record","integrity":"/paper/2607.27776/integrity","json":"/paper/2607.27776/citation-record.json","paper":"/paper/2607.27776"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:53.632308Z","title":"Fung, Jonathan Valamehr, Mohammad Bidmeshki, Piotr Sapiecha, Steve Brown, Krish- nendu Chakrabarty, Ramesh Karri, and Benjamin Tan","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:53.632308Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:3b3805dae2d722860f1965e22f57e6eef202be2d48a360f6a55644bbad376110","observation_id":"28407233-8ed1-4a08-9ba7-2411afb675ca","resolution":{"observed_at":"2026-08-01T01:40:53.632308Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.21770","last_updated":"2025-04-30T16:15:53Z","snapshot_observed_at":"2026-07-06T21:17:09.837496Z","submitted_at":"2025-04-30T16:15:53Z","title":"LASHED: LLMs And Static Hardware Analysis for Early Detection of RTL Bugs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.21770","snapshot_observed_at":"2026-08-01T01:40:53.775456Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:53.775456Z"},"links":{"cited_paper":"/paper/2504.21770","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:6866f46f4e2ca4c7cc30d53a48af502f3182c97d982e4208ef160ec3d9de5fa0","observation_id":"652db53f-a3b0-4fd9-8165-7345dce17f5d","resolution":{"observed_at":"2026-08-01T01:40:53.775456Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:53.845039Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:53.845039Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:c40f68893ec777c9f92ae19e63ab0dd34ae46f419b1a71c50ad2a4bf44bf499c","observation_id":"ef572938-89dd-47a8-8a25-c67b95aee334","resolution":{"observed_at":"2026-08-01T01:40:53.845039Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:53.973100Z","title":"Fung, Ahmad-Reza Sadeghi, and Jeyavijayan Rajendran","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:53.973100Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:0078da7957fbbd58ec0b03d99288ba69527415da4f183e5636ac1e5169f4c084","observation_id":"858ee984-400d-43d4-98ce-2f2c180b54d2","resolution":{"observed_at":"2026-08-01T01:40:53.973100Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:54.365321Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:54.365321Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:144d1c9d4c3abd34f7f2263e0e5d0056d90d8b417fe75c9c1425d00ed15593f1","observation_id":"dcdcf880-2607-47b7-a666-927f8685c5c7","resolution":{"observed_at":"2026-08-01T01:40:54.365321Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:54.496525Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:54.496525Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:ad2d9e97699a3ba2e53e2ba5dbf972fe323c4d1f18ada33fcc84849ce11fbc19","observation_id":"f8ca6e66-6196-4369-939b-67a5cbde08af","resolution":{"observed_at":"2026-08-01T01:40:54.496525Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:54.666517Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:54.666517Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:6e5bb774b9b9dcef69c4fafa6391abe8d6059aa21bf98b115f647926b78fdb38","observation_id":"23eab3db-f73c-4988-a30c-f88a411b353f","resolution":{"observed_at":"2026-08-01T01:40:54.666517Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2507.16203","last_updated":"2025-07-22T03:36:06Z","snapshot_observed_at":"2026-08-06T15:13:10.982642Z","submitted_at":"2025-07-22T03:36:06Z","title":"SVAgent: AI Agent for Hardware Security Verification Assertion","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2507.16203","snapshot_observed_at":"2026-08-01T01:40:54.789479Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:54.789479Z"},"links":{"cited_paper":"/paper/2507.16203","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:4cde5813a8c8f30c14c892d198c12a0b43aea4898747fcc838e4775d57f5dec2","observation_id":"26013191-ee4d-48ed-bc1a-cb12f823cfb7","resolution":{"observed_at":"2026-08-01T01:40:54.789479Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:54.958537Z","title":null,"venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:54.958537Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:11a63cc368ac0838895d86842fd376e771ee78d85425a03994062902e5bc71a6","observation_id":"7788e3ed-2b3e-416a-b438-df54ae48f862","resolution":{"observed_at":"2026-08-01T01:40:54.958537Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:55.035408Z","title":null,"venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:55.035408Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:006b0d3dbbb93ceea640709eba9e216b907aafde8437fcdf0cd5f1dac8fee2de","observation_id":"af55ce34-30b2-42a1-b1d3-73e394566e16","resolution":{"observed_at":"2026-08-01T01:40:55.035408Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:55.206037Z","title":null,"venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:55.206037Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:6b1c2294d69d37b91bbb2443b96a1ae5fafabea795870170b4770abbf2363674","observation_id":"fa971ca5-126e-41ed-b7f4-b9aadf86e911","resolution":{"observed_at":"2026-08-01T01:40:55.206037Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2601.02624","last_updated":"2026-04-07T18:17:50Z","snapshot_observed_at":"2026-07-06T22:40:46.465095Z","submitted_at":"2026-01-06T00:53:23Z","title":"LAsset: An LLM-assisted Security Asset Identification Framework for System-on-Chip (SoC) Verification","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2601.02624","snapshot_observed_at":"2026-08-01T01:40:55.336980Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:55.336980Z"},"links":{"cited_paper":"/paper/2601.02624","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:b86087827958082d57c7167f1ef2b68f0b078fea214bc648fdba68f0bd16f711","observation_id":"bb6f2bac-1e6f-4ab1-bb09-0b0556846b81","resolution":{"observed_at":"2026-08-01T01:40:55.336980Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:55.448505Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:55.448505Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:e94fe743f127270576c2671785e32159d6f8298518d130e6c3828794c7ab14d0","observation_id":"3af34a85-a606-4556-9c13-d53f5ac1bf22","resolution":{"observed_at":"2026-08-01T01:40:55.448505Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:55.575002Z","title":null,"venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:55.575002Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:34e3679767c2de1b3735b530a96c3692421959dc1acea666225736d23ec167c4","observation_id":"28072147-46d8-4e5e-abc6-f6427d4a53d5","resolution":{"observed_at":"2026-08-01T01:40:55.575002Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:55.777118Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:55.777118Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:a3594fe55b5272516e054d9fb2ab2e554f57e4237745e3439a98131b59427488","observation_id":"1a4101eb-3a9a-4052-b08f-52485a35f63b","resolution":{"observed_at":"2026-08-01T01:40:55.777118Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:56.126032Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:56.126032Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:74f084e23c998193d484a5fa2716316dc3fdab65d4d95862e25fcd5d25adb11c","observation_id":"1e61a12b-25b7-4c68-aa06-f6ee3cc323ac","resolution":{"observed_at":"2026-08-01T01:40:56.126032Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.11042","last_updated":"2023-08-21T21:05:22Z","snapshot_observed_at":"2026-07-06T16:08:45.401095Z","submitted_at":"2023-08-21T21:05:22Z","title":"Unlocking Hardware Security Assurance: The Potential of LLMs","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.11042","snapshot_observed_at":"2026-08-01T01:40:56.256129Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:56.256129Z"},"links":{"cited_paper":"/paper/2308.11042","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:39b04a17032bc53946e68709572fed1d52ea64c62fd6e6b792b627fea086d6ce","observation_id":"9141edfc-1798-4dca-b2a5-647f3c5deccd","resolution":{"observed_at":"2026-08-01T01:40:56.256129Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:56.393948Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:56.393948Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:780d6cb4d54bc4cec0b07be64d926dde078fefb1d40194307852faf27d3b1061","observation_id":"a0f0526a-00f1-40fe-a7e8-e6280a48d91e","resolution":{"observed_at":"2026-08-01T01:40:56.393948Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:56.511948Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:56.511948Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:705c1f884c83abf12779637ac59180ff2f4a04368516c9a2932ca6d3efc88d25","observation_id":"bb0192a6-9411-4644-9b6c-118185bd727c","resolution":{"observed_at":"2026-08-01T01:40:56.511948Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:56.652420Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:56.652420Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:53ace49acc22cd0e808473a3c1e0a5bb7c0c1f6ac2cc5363372325d07f142f3e","observation_id":"1012f873-4b9c-4db1-87f2-cb8bc63be93f","resolution":{"observed_at":"2026-08-01T01:40:56.652420Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:56.770482Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:56.770482Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:4d24929bc894280163dd62b1b809536db77e63d9d7003ab0335f4d9c10bd7092","observation_id":"aabfb7ee-4bad-4b1e-8344-be7665f3fb6d","resolution":{"observed_at":"2026-08-01T01:40:56.770482Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:56.928658Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:56.928658Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:7c5004d04edc0f40ba99a6b8f125d02d6143969889cc47cd6f474317aee81ab0","observation_id":"f00c2c83-0cc7-4dda-8044-f1b25d944a39","resolution":{"observed_at":"2026-08-01T01:40:56.928658Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2308.06932","last_updated":"2023-08-14T04:21:10Z","snapshot_observed_at":"2026-07-31T04:25:52.623655Z","submitted_at":"2023-08-14T04:21:10Z","title":"DIVAS: An LLM-based End-to-End Framework for SoC Security Analysis and Policy-based Protection","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.06932","snapshot_observed_at":"2026-08-01T01:40:57.095028Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:57.095028Z"},"links":{"cited_paper":"/paper/2308.06932","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:0c8fcf9a5a21c9efcf2c157b5bde5d04894bab0a034cf4962a38216dee187f24","observation_id":"a246699e-de2f-4f69-b727-55d7b9447d12","resolution":{"observed_at":"2026-08-01T01:40:57.095028Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.13263","last_updated":"2021-06-24T18:09:28Z","snapshot_observed_at":"2026-08-05T00:04:23.515972Z","submitted_at":"2021-06-24T18:09:28Z","title":"AKER: A Design and Verification Framework for Safe andSecure SoC Access Control","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.13263","snapshot_observed_at":"2026-08-01T01:40:57.252085Z","title":"Restuccia, A","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:57.252085Z"},"links":{"cited_paper":"/paper/2106.13263","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:4d08f0bc8ea9a760dd7d53552a4d8b2b88b7168b47e37b700b108e3a7dd1ca43","observation_id":"67d80822-8cc9-4c1e-a492-d6ea90505902","resolution":{"observed_at":"2026-08-01T01:40:57.252085Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:57.403322Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:57.403322Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:8f0f8ce7ccf9d7a1d265daa97aeda76f074fcb35646c132d5cbb89877b6cb0ea","observation_id":"5f5c1da1-f615-43be-9669-b94cde493c20","resolution":{"observed_at":"2026-08-01T01:40:57.403322Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:57.553013Z","title":null,"venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:57.553013Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:d611c6b55b6ffb12cb45dcaca5dc0f5385893c97b7a6002fc7140ad0fc373e90","observation_id":"11c5173e-4e89-4cd6-9d79-d4d3c7e8741f","resolution":{"observed_at":"2026-08-01T01:40:57.553013Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:57.653664Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:57.653664Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:214997e28d27d118db3cf6c46ac6c4b2203babe052c8f99bd856ee060ce6f3d0","observation_id":"1f803815-2388-4e0b-b271-c6aa498f947b","resolution":{"observed_at":"2026-08-01T01:40:57.653664Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2504.17226","last_updated":"2025-04-24T03:34:37Z","snapshot_observed_at":"2026-07-06T21:14:00.280199Z","submitted_at":"2025-04-24T03:34:37Z","title":"FLAG: Formal and LLM-assisted SVA Generation for Formal Specifications of On-Chip Communication Protocols","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2504.17226","snapshot_observed_at":"2026-08-01T01:40:57.849628Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:57.849628Z"},"links":{"cited_paper":"/paper/2504.17226","citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:20b40926ed3034689ecb81375667786e90b393a8662c8df300305e366e299608","observation_id":"4b7b053e-0cfa-4452-8f59-ec94ff23be2f","resolution":{"observed_at":"2026-08-01T01:40:57.849628Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:58.039744Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:58.039744Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:9e184f0ce6f99691a86db78f4e11819abe5e7b0134f47a1b3e77c5c65d04aebb","observation_id":"df89f2af-a8d4-4475-b302-62ccbad05826","resolution":{"observed_at":"2026-08-01T01:40:58.039744Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:58.207285Z","title":null,"venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:58.207285Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:012fe2284922853ea8d68601703e717a168daf23e79398563e9510fbb5698610","observation_id":"c3d92b7c-33a8-4006-8a8b-fb03f685ac96","resolution":{"observed_at":"2026-08-01T01:40:58.207285Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:58.336437Z","title":null,"venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:58.336437Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:bc356ca6b1c98dc82542f3f672fa9e904b2cbc43b7b155e597e23cca196154b2","observation_id":"f8cb3bcd-0f3b-48ce-a2cf-0c20533b2ca1","resolution":{"observed_at":"2026-08-01T01:40:58.336437Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:58.522844Z","title":null,"venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:58.522844Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:4f91dc1cd41a7b0c1661a29380d79a51a59490301ea26a0fa43666f7557507fb","observation_id":"c56350e2-ec15-4c5f-8cb4-3214aa63d858","resolution":{"observed_at":"2026-08-01T01:40:58.522844Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:58.688739Z","title":"Zhang and C","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:58.688739Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:3e67ee0096517aa8f04f536b5b3f04aac90c5847afa3d4712bda245b3bb6bb84","observation_id":"44e090ff-1c67-4ff1-b51a-3dbd83b24b87","resolution":{"observed_at":"2026-08-01T01:40:58.688739Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:58.848048Z","title":null,"venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:58.848048Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:07fe76de7826e4822cd8b79bb138d3a936aa66f26e394f48bf6702323723e867","observation_id":"864207f9-ef0c-44d4-a27a-6c758706f2a9","resolution":{"observed_at":"2026-08-01T01:40:58.848048Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:55.953853Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":2018,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:55.953853Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:285495fa224624b96419c57ff9368e65fed799cc2101e678d77406c72701a334","observation_id":"86d635e1-ba5c-4551-983d-a359a0ddc919","resolution":{"observed_at":"2026-08-01T01:40:55.953853Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-01T01:40:54.191778Z","title":"InProceedings of the 28th USENIX Conference on Security Symposium(Santa Clara, CA, USA) (SEC’19)","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation","version":1},"reference_index":2019,"source":"pdf_text","source_observed_at":"2026-08-01T01:40:54.191778Z"},"links":{"citing_paper":"/paper/2607.27776"},"observation_digest":"sha256:0ac7d092c6ac07be2ac2b8002910eb140e19092683b92b98aefdde8b8c0ecfd9","observation_id":"77938e6a-4566-4255-a36b-fcbaaea16291","resolution":{"observed_at":"2026-08-01T01:40:54.191778Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2607.27776","last_updated":"2026-07-30T07:08:49Z","latest_version":1,"primary_category":"cs.CR","snapshot_observed_at":"2026-08-06T22:19:13.246438Z","submitted_at":"2026-07-30T07:08:49Z","title":"CHARGE: Leveraging CWE Hierarchies for Hardware Security SystemVerilog Assertion Generation"},"reference_resolution":{"displayed":36,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":36,"verified_exact":0,"verified_fuzzy":0},"total_outbound_references":36},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-07T06:34:17.273281+00:00","source":"crossref"},{"observed_at":"2026-08-07T06:34:11.927384+00:00","source":"retraction_watch"}],"thesis":"As of 7 August 2026, this Paper Citation Record lists 36 of 36 outbound references and 0 inbound Pith citation observations for arXiv:2607.27776."}