{"as_of":"2026-08-09T00:09:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d83c7d2daa8a9788cde944dbda8218a3d2c26ef934eaec7b1fb2014440454919","coverage":[{"denominator":47,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":47,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-06T00:45:26.744275Z","state":"measured"},{"denominator":47,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":47,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.00909/citation-record","integrity":"/paper/2608.00909/integrity","json":"/paper/2608.00909/citation-record.json","paper":"/paper/2608.00909"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:34.049726Z","title":"2023 , doi=","venue":null,"work_id":"2a087051-1950-4881-bdcc-374a010bfeda","year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":1,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.583117Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:47098ed5b0e432c1ec1a79fe0f63d08138ca26f91c1221fdc96a0cc0a3f198c5","observation_id":"1cd8c570-2fae-49df-92c1-7a4c71ddb22a","resolution":{"observed_at":"2026-08-06T00:45:34.138290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.856593Z","title":"Information Sciences , volume=","venue":null,"work_id":"e9db2efa-5558-4ff6-beca-45a4f08e452d","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":2,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.661614Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:80f5e71e5097f4074c88e5333785d1fd5d6cf61c4cd1695fa85884fefefa8717","observation_id":"bf819ab1-59be-4583-aa32-b7f7e03c349a","resolution":{"observed_at":"2026-08-06T00:45:33.949734Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.646204Z","title":"The Role of","venue":null,"work_id":"a613883f-b416-47e4-be43-bfa70c69e071","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":3,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.708760Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:e406f67dec6372f760e5a9030289321503cf5e00beee8e5a9dee953ac86e4c35","observation_id":"c5860ec5-330e-4b36-ad0b-f76aa179ac99","resolution":{"observed_at":"2026-08-06T00:45:33.748177Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.474206Z","title":"Comprehensive","venue":null,"work_id":"464dd83c-a390-4112-9cd0-35b2fed49a6a","year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":4,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.816173Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:5dd6d89298fe7cc1245323248a549e4ff0617a5fbe4f60886dde8d2ae9d9bd0e","observation_id":"81d7df23-482a-4856-aef6-546123cc94c6","resolution":{"observed_at":"2026-08-06T00:45:33.529250Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.325437Z","title":null,"venue":null,"work_id":"f676a917-250e-4b13-901d-8f0b19aa9a51","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":5,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.890911Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:0d86bd7fe5fd3a82497fe72067958de7ff0f015de5ca94ef57500b2f8c296433","observation_id":"d8a3a02a-df2d-4254-9d27-98f705a5826f","resolution":{"observed_at":"2026-08-06T00:45:33.405048Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:33.106458Z","title":null,"venue":null,"work_id":"5f99aef1-a219-4e6c-9c77-d6a0b30f71c8","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":6,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:22.947270Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:ec651372cf301220627e93862096490b36e46fd1229ee1e32d6c9134de55cc59","observation_id":"0eea6162-eeb4-42a7-ac3c-3a44f8541617","resolution":{"observed_at":"2026-08-06T00:45:33.211024Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.916128Z","title":null,"venue":null,"work_id":"bd102a7e-ebdf-4ac2-a3cb-84ef0008f325","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":7,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.018135Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:40ebfceca8a29f5c479e95ece9254fa016684ebe88392d21a4ffd93d54e0b128","observation_id":"d0e29a3d-4ac1-42e5-8bf2-a3864f67c571","resolution":{"observed_at":"2026-08-06T00:45:33.024799Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.738906Z","title":null,"venue":null,"work_id":"c35d0341-a975-4aa4-ac50-384251130e19","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":8,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.113380Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:841be37d348f90619600f21e9189ea46b8f4086d770b21721f86c6187e6d52fa","observation_id":"c80b3f5f-259d-44e4-8595-030152e8ded5","resolution":{"observed_at":"2026-08-06T00:45:32.820322Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.596074Z","title":null,"venue":null,"work_id":"547b26c7-ae70-47f3-8876-5012adbffbcb","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":9,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.218460Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:1ca6f4949abc83c2c58be4b68d91595c6c3a41f4144b5c7cc026ffde269c5847","observation_id":"6a6a29a1-583a-4ff1-bbbf-9d42dca67c0b","resolution":{"observed_at":"2026-08-06T00:45:32.657659Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.376930Z","title":"Advances in Neural Information Processing Systems (NeurIPS) , year=","venue":null,"work_id":"aa57cb5a-e680-4009-8f69-cc66893a3c1a","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":10,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.298233Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:18f49c9f2b4fd1250877efe172b7596961ade1953ce8a17bb828cb7a1838ad08","observation_id":"f327f778-b1aa-4bf3-b164-4edf1c4e9962","resolution":{"observed_at":"2026-08-06T00:45:32.478866Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.205934Z","title":"Exploring code language models for automated","venue":null,"work_id":"2bda3648-5bd3-41b1-a222-7e0773b3f77f","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":11,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.395026Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:ddc1b65544e46c65cba71f0cb399bc785b3eeb797cf08154ea993310d5dfc3f8","observation_id":"d8ab1861-38c8-4741-94d3-3c1825156b17","resolution":{"observed_at":"2026-08-06T00:45:32.296898Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:32.044395Z","title":"Build fast, trade fast:","venue":null,"work_id":"40a16016-90fb-4f91-a0fc-d38d488756e4","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":12,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.471214Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:83694a02b2478ad1dc2c2106fb5e3462d5b4741df5c655ae45ae3c1cb499373b","observation_id":"8d088125-ed99-4f43-88f8-b6187d5129f1","resolution":{"observed_at":"2026-08-06T00:45:32.114641Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.837176Z","title":"A low-latency library in","venue":null,"work_id":"777b376a-15fb-40b5-b61c-7a46547db8c2","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":13,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.558066Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:f7f8e89e283405f9290e3df17753d158367372c8955b937a077ccc360276801a","observation_id":"45e2e343-94e6-4681-8593-fbe72a9226b2","resolution":{"observed_at":"2026-08-06T00:45:31.929295Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.694589Z","title":null,"venue":null,"work_id":"7c1547fe-9402-441e-b8af-b855a06aa315","year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":14,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.634386Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:37e91d01c363a222967a14fbb7f8cf4650e0e52a0e1c7a17a3c6056d75ae1d29","observation_id":"4caafdf7-13bd-4efe-a771-086878693875","resolution":{"observed_at":"2026-08-06T00:45:31.766686Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.473467Z","title":"2021 , doi=","venue":null,"work_id":"d860856f-fcaf-4edf-8650-7b390a9d5eaa","year":2021},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":15,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.738883Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:6a6e88036642c8a6cbd9322b72eb3d90104001b4d7f4d8818b27f01d85fc9f84","observation_id":"888e4d61-ad7d-451b-af59-d37cba81bced","resolution":{"observed_at":"2026-08-06T00:45:31.600349Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.234494Z","title":null,"venue":null,"work_id":"e1c43c02-9bd5-482b-89c6-e64db3c71dd3","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":16,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.849400Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:5c7cecf3c181fc4c4144269684f1b546c702b8e8b6498beb71b0b095c1320bd3","observation_id":"70911218-a3ee-4989-999a-9cc05b247288","resolution":{"observed_at":"2026-08-06T00:45:31.349445Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:31.056426Z","title":"Real-time order book building and snapshot generating for high frequency trading on","venue":null,"work_id":"5b248930-613b-4101-8691-544cf4b7e627","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":17,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:23.928360Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:bf9fe9015e7eeecdc227a82afd786f9122e6c16c5649cf6b03e18cb1f86cc288","observation_id":"ae41aa1e-9b21-43b1-b405-831503132e86","resolution":{"observed_at":"2026-08-06T00:45:31.111567Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.894104Z","title":"Large language model for","venue":null,"work_id":"6d30c953-651b-4294-9240-709bac728f45","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":18,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.028666Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:955ae0554868087de23654f25715f8dcbda95d9c9f9d5b65d2c521058f90d944","observation_id":"e043216b-5ab1-4886-a9f3-39c26ff79266","resolution":{"observed_at":"2026-08-06T00:45:30.947184Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.700306Z","title":null,"venue":null,"work_id":"4149d7d5-73f4-4c2e-a41e-a4620c8074a2","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":19,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.134982Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:94376295e57262a0329a93c0edd8b96b567731f38b2b89e54d1a0740a793840c","observation_id":"22c433fc-05fc-4048-a0b1-27ed5342fed6","resolution":{"observed_at":"2026-08-06T00:45:30.809528Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.507762Z","title":"2026 , doi=","venue":null,"work_id":"fa2d1401-e1ee-4293-a661-05aa170014a9","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":20,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.246419Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:bf0a954c5937aaa8529ed674996c5aef19eceec4c50ec0aa64f653d027a62498","observation_id":"e9224f7e-d044-4d55-aa70-fd7cba8b0456","resolution":{"observed_at":"2026-08-06T00:45:30.619107Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.320154Z","title":"NAECON , year=","venue":null,"work_id":"6e94cdb1-4130-4d02-8440-eb350df202b1","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":21,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.356164Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:4fd9c2c91875be823cc296f54f961a8e90dac69bdb71b66a205d0d92ac1eefef","observation_id":"de05af08-964b-48e2-9237-008aef0fb894","resolution":{"observed_at":"2026-08-06T00:45:30.407261Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:30.067238Z","title":"IEEE International Performance Computing and Communications Conference (IPCCC) , year=","venue":null,"work_id":"348186e8-33d4-44a3-9387-25123be25e62","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":22,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.460133Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:009befb35f76fcb19e2b7ca7c7ffe7881f7d9f6af0a7b0a2df1e3dfa8970cff0","observation_id":"8020027a-3d84-4f90-9269-57219e0e1885","resolution":{"observed_at":"2026-08-06T00:45:30.200824Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2311.00176","last_updated":"2024-04-04T20:18:57Z","snapshot_observed_at":"2026-08-07T17:08:10.002926Z","submitted_at":"2023-10-31T22:35:58Z","title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","version":5},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2311.00176","snapshot_observed_at":"2026-08-06T00:45:24.542140Z","title":"CoRR , volume =","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":23,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.542140Z"},"links":{"cited_paper":"/paper/2311.00176","citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:8d0d839916aab5075b01bbbe3a48ed64f53957ec3eb29ca9e4387d7b2a554e5c","observation_id":"e3a642ab-b41d-4ecd-93d2-3edef7f48e43","resolution":{"observed_at":"2026-08-06T00:45:24.542140Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2026.12311","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:28.994499Z","title":null,"venue":null,"work_id":"ff001525-bfdf-4f0c-8173-fad078223aab","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":24,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.641741Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:f0b6b6cf15f6598ce1236064e93c68ebabb1f616b90bae856215e136125785cd","observation_id":"1f312784-9ef0-4384-a6a0-073f739f0d6a","resolution":{"observed_at":"2026-08-06T00:45:29.086008Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.871460Z","title":"Electronics , VOLUME =","venue":null,"work_id":"31593e6f-a25b-452d-a521-845dcca98c64","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":25,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.724591Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:bf58cff4e995236ff15f6c84ee31c6602451aeb14c1e06fa686f292018b41a8b","observation_id":"f72e8333-445d-4d53-b21c-246a6714657e","resolution":{"observed_at":"2026-08-06T00:45:29.957302Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.14074","last_updated":"2025-06-17T00:11:13Z","snapshot_observed_at":"2026-08-07T00:16:05.924830Z","submitted_at":"2025-06-17T00:11:13Z","title":"Comprehensive Verilog Design Problems: A Next-Generation Benchmark Dataset for Evaluating Large Language Models and Agents on RTL Design and Verification","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.14074","snapshot_observed_at":"2026-08-06T00:45:24.830628Z","title":"Comprehensive Verilog Design Problems:","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":26,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.830628Z"},"links":{"cited_paper":"/paper/2506.14074","citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:b466d562bda111f69352631b3b8432388ac09210a4a893fc1aeeb049199eafee","observation_id":"60de5fe6-2dfe-447c-b64e-78344d342b27","resolution":{"observed_at":"2026-08-06T00:45:24.830628Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:24.927610Z","title":"VeriGen:","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":27,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:24.927610Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:5d0d3bdd20b4fc1d83020acabdb42a4e8f2db387fc6a1a28e0d4cc9ae9d45daf","observation_id":"83532fd8-386a-456c-a389-d8e91b927320","resolution":{"observed_at":"2026-08-06T00:45:24.927610Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.004522Z","title":"Proceedings of the 29th Asia and South Pacific Design Automation Conference,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":28,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.004522Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:6fee62f89a7c4b7f365c89f7af1dbcb140af3abf1e342db90e3fb2ba987def94","observation_id":"3090ea33-fb3f-4845-8639-12dc1408dc1e","resolution":{"observed_at":"2026-08-06T00:45:25.004522Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.136543Z","title":"2023 , url =","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":29,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.136543Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:f52197c5ce11a519b764f55d097cdc34dee2815c38771ecbab9057ddc98fae9e","observation_id":"5cfd192e-3ace-4979-8871-ebbffd155bc8","resolution":{"observed_at":"2026-08-06T00:45:25.136543Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.244037Z","title":"ResBench:","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":30,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.244037Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:942dd20c356dc853d94db4dd9812fc842a8bdcd49170c7739f1d4de85f84dad4","observation_id":"9fbf76e3-5230-4210-9cd8-b450d10035a8","resolution":{"observed_at":"2026-08-06T00:45:25.244037Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.322511Z","title":null,"venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":31,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.322511Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:1fa38a50d1cb79af41774017ffa682bdba4beff52363ea19569c015d557bc147","observation_id":"4dc1ce81-58ef-4431-8d1e-e3b35bf56f9d","resolution":{"observed_at":"2026-08-06T00:45:25.322511Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.692489Z","title":"Mercury:","venue":null,"work_id":"e4837b1e-b059-46b8-807e-c7352af0c266","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":32,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.421490Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:a649d0ed18c8e946e44dec9b2cbcf2eb9050e2bc996c95d75c1bea091eeac23c","observation_id":"98e48c7c-2b2e-40de-b137-81bc39d5ee95","resolution":{"observed_at":"2026-08-06T00:45:29.771847Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.528165Z","title":"Lane and Hongxiang Fan , editor =","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":33,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.528165Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:afc9586a5ee870a25a3995d77e17dc1ad798bba625ed9e1233bdf05265678b6b","observation_id":"7a7e4c05-ea65-4f83-acc7-2251e8bebba4","resolution":{"observed_at":"2026-08-06T00:45:25.528165Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.637838Z","title":"International Conference on ReConFigurable Computing and FPGAs, ReConFig 2017, Cancun, Mexico, December 4-6, 2017 , pages =","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":34,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.637838Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:fbc17c60157522dd618c42505ecab1ec79018a37d70480e86c5db9e8c3b0fec9","observation_id":"839c40cf-a5c4-4ea5-a294-7307b877c015","resolution":{"observed_at":"2026-08-06T00:45:25.637838Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1109/hoti.2012.15","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:27.266633Z","title":"Lockwood and Adwait Gupte and Nishit Mehta and Michaela Blott and Tom English and Kees A","venue":null,"work_id":"032a2a87-b9ef-46c7-a501-62da73dcf9e4","year":2012},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":35,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.703665Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:bfd1f5560c29c5abb2250c243d248746e9e3c1ef26a570aceb02ea84e356d055","observation_id":"2b6a5ff2-1a69-42bc-97da-379ce5b432c7","resolution":{"observed_at":"2026-08-06T00:45:27.332360Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-06T23:08:11.330164+00:00","source":"crossref_status_cache"},{"observed_at":"2026-08-06T23:08:11.330164+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1007/s11265-023-01850-2","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:27.070806Z","title":null,"venue":null,"work_id":"c7f2236d-9797-482c-8d32-19d89879352f","year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":36,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.799234Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:27072a4f0dbfa35478f36f50881455ea12ac8c4249800f80cfe987e5a2f5c257","observation_id":"478f04dd-394d-4e9a-92de-44255dae6e7c","resolution":{"observed_at":"2026-08-06T00:45:27.165665Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-06T23:08:11.384808+00:00","source":"crossref_status_cache"},{"observed_at":"2026-08-06T23:08:11.384808+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"7075.34871","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:28.275482Z","title":"2021 , url =","venue":null,"work_id":"c87477d6-01d6-4f28-b3e9-d055bf2c4a2c","year":2021},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":37,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.887707Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:b5b12dcb21230bd4a6aaf615bc4352bb0497c303ead7c144511d02f4e3fb057c","observation_id":"ff1dbcfa-8928-4fa4-82b0-69644f7aa202","resolution":{"observed_at":"2026-08-06T00:45:28.358440Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:25.944231Z","title":"LightTrader:","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":38,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:25.944231Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:84562d2a0cde6a6f618714c0ed765a271f53bef94987fc6febe2407119ec56e2","observation_id":"ab84b0f6-6c8d-4c70-a8fc-5c31e153aca8","resolution":{"observed_at":"2026-08-06T00:45:25.944231Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"1560.2024","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:27.963970Z","title":null,"venue":null,"work_id":"869efada-3a42-4ed2-b956-ff38709a4f35","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":39,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.034885Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:cb327b7eec34f3f8fca98543c967088318b866a1209a19d50ef6d929ce8ef789","observation_id":"5d77bcac-b8e8-4497-8a9c-1be43b03a63d","resolution":{"observed_at":"2026-08-06T00:45:28.054684Z","resolver_source":"raw_fallback","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.48550/arxiv.2512.00020","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:26.954910Z","title":"CoRR , volume =","venue":null,"work_id":"704dc122-6732-480f-86e3-ada13931d7b6","year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":40,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.129282Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:2c282adbd2f6dd0f7da213e353da82930dd0c0f0ce722960a28e35da5104b334","observation_id":"49e25286-5b8e-4e04-bb97-7f69bdb7e67e","resolution":{"observed_at":"2026-08-06T00:45:27.004746Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-06T23:08:11.469005+00:00","source":"crossref_status_cache"},{"observed_at":"2026-08-06T23:08:11.469005+00:00","source":"openalex_status_cache"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:26.222646Z","title":"2025 , url =","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":41,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.222646Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:b6d98e936a29f6e0786ff4f1dd3f47238bdbc80434cb7735fc1c6a3c24ff5681","observation_id":"072a0588-0d9f-456e-9d65-6cb196cb5eb8","resolution":{"observed_at":"2026-08-06T00:45:26.222646Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.578681Z","title":"CodeV: Empowering","venue":null,"work_id":"3852bb5e-2aa4-48c9-8f8f-92691b682dbe","year":2026},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":42,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.343641Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:4d6f1e40e72f73af8cfd38d8e88b360dd396ef0ba87a2c1920675ce3d66a0208","observation_id":"22fd03b9-d41a-482c-a68b-24a4c1d91f12","resolution":{"observed_at":"2026-08-06T00:45:29.628392Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.425065Z","title":"NAECON 2024-IEEE National Aerospace and Electronics Conference , pages=","venue":null,"work_id":"2951012b-fb0e-4c2b-a6b3-a3abf970b80d","year":2024},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":43,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.404869Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:712702229a3d82ff3f4f4363d44a27d0eb9a9462cc23a34c30999aa3181d8b57","observation_id":"ba26bf31-c2ae-4314-83cd-d27cebb5609b","resolution":{"observed_at":"2026-08-06T00:45:29.522769Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2016.78206","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:27.635647Z","title":null,"venue":null,"work_id":"79018c16-9e4c-4bd4-9b7e-f6fd81fbe722","year":2016},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":44,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.464494Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:686d746ab855b6f34bf81406db2c5439f9a9ad1182251b0f6ee71374238373d7","observation_id":"5be2c246-3776-4dba-ba73-129be5a5a96e","resolution":{"observed_at":"2026-08-06T00:45:27.711014Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:26.555684Z","title":"AlphaForge:","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":45,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.555684Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:88b3eddfc4fb8a0b70274be70263d8a884a762f862e022f048499279e2dc7e14","observation_id":"591cafcb-db02-43d9-8aa6-29757a85e1db","resolution":{"observed_at":"2026-08-06T00:45:26.555684Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:26.649656Z","title":"AlphaAgent: LLM-Driven Alpha Mining with Regularized Exploration to Counteract Alpha Decay , booktitle =","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":46,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.649656Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:033e935084f4416e071761827225f697ba0033fcd546914bf69645feccc08045","observation_id":"ab62c88a-f932-4606-a82a-a48bc09e794f","resolution":{"observed_at":"2026-08-06T00:45:26.649656Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-06T00:45:29.231190Z","title":"The Fourteenth International Conference on Learning Representations , year =","venue":null,"work_id":"59941fc7-415e-401f-86e1-939c6a5c41ac","year":null},"citing_paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?","version":1},"reference_index":47,"source":"arxiv_source","source_observed_at":"2026-08-06T00:45:26.744275Z"},"links":{"citing_paper":"/paper/2608.00909"},"observation_digest":"sha256:a3083852782c8464ba52b97dac50c9b82b0fd0c3a9ec921957fd0dcd604b0e31","observation_id":"14751076-6ac2-4eb9-8d3d-099af4eb9fe6","resolution":{"observed_at":"2026-08-06T00:45:29.323736Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.00909","last_updated":"2026-08-02T00:30:13Z","latest_version":1,"primary_category":"cs.CL","snapshot_observed_at":"2026-08-07T22:34:15.065142Z","submitted_at":"2026-08-02T00:30:13Z","title":"FinHardBench: Can LLMs Generate Latency-Aware Hardware for Financial Computing?"},"reference_resolution":{"displayed":47,"state_counts":{"malformed_identifier":0,"metadata_mismatch":3,"parse_uncertain":0,"unresolved":21,"verified_exact":4,"verified_fuzzy":19},"total_outbound_references":47},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 9 August 2026, this Paper Citation Record lists 47 of 47 outbound references and 0 inbound Pith citation observations for arXiv:2608.00909."}