{"as_of":"2026-08-08T12:11:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:88c562ae94e3e93435d8e154e9b3de22e9b3829f8ac6fe80097e4126c9bb3dd9","coverage":[{"denominator":52,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":52,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-05T21:50:53.039068Z","state":"measured"},{"denominator":52,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":52,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-08T06:32:00.761636+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.03285/citation-record","integrity":"/paper/2608.03285/integrity","json":"/paper/2608.03285/citation-record.json","paper":"/paper/2608.03285"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:03.252337Z","title":"Garnet: A detailed on-chip network model inside a full-system simulator,","venue":null,"work_id":"258da203-1980-46f5-930c-6d67b70ace73","year":2009},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:47.434866Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:758e702093b409edebed4df331d30e38893decc17fccb921c74aa91910d47b9a","observation_id":"8f098d05-18ef-48db-b44c-d7728d73baba","resolution":{"observed_at":"2026-08-05T21:51:03.362377Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:03.092270Z","title":"vTrain: A sim- ulation framework for evaluating cost-effective and compute-optimal large language model training,","venue":null,"work_id":"75d8ea55-21dc-4a85-9dc7-8506ecd0c2fa","year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:47.599513Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:ffd5f999ece6f4d8a3598985db02ac00b17409e7c78cff9f6dff4aea7a056f3d","observation_id":"70add7b0-7eb1-4491-a9d4-4a5f2affd81f","resolution":{"observed_at":"2026-08-05T21:51:03.167257Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:02.908563Z","title":"Kite: A family of heterogeneous interposer topologies enabled via accurate interconnect modeling,","venue":null,"work_id":"d210ecf3-c1ce-40e8-810f-b5f3c95b5192","year":2020},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:47.720844Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:1241ce3d77d4856673df4f1fb8bafe620271c66d3fef5baf65d10b496dbc8ab4","observation_id":"6440994f-a469-4610-90b5-d1ed44de0516","resolution":{"observed_at":"2026-08-05T21:51:02.988863Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:02.654478Z","title":"The gem5 Simulator,","venue":null,"work_id":"e0a98d55-335f-4a37-a60c-7d2a63115086","year":2011},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:47.884273Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:c30643c0db76d3613001a834e7a4739d06d2bc6e8bf4580a81f73ec1d83052f4","observation_id":"5fd09642-4fc4-44e7-b83f-b8de4d36221a","resolution":{"observed_at":"2026-08-05T21:51:02.787446Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:02.456190Z","title":null,"venue":null,"work_id":"123b0cd8-c0f9-4bf3-8c85-1c25c55ca41a","year":2021},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:48.096973Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:57b1c2700c7075bc02af411c085ea12f9d9aced633506f8211992055aa7c0875","observation_id":"1d59e3e2-b222-4a3c-a3b4-c576acdea612","resolution":{"observed_at":"2026-08-05T21:51:02.571118Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:02.255822Z","title":"CHASE: A chiplet architecture simulation and exploration framework with decoupled multi-fidelity optimization,","venue":null,"work_id":"f08b56e0-88ed-45e6-a7ec-fafe7ca8cbc2","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:48.249840Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:4169dee05ca7d84935e41bfbd908f8dc9025b36f6e4faf2d8ff3432cdc599737","observation_id":"b0dff34c-7724-45a5-b234-1b1c785e2e6f","resolution":{"observed_at":"2026-08-05T21:51:02.349331Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:02.058228Z","title":"Eval- uating the impacts of reticle requirements in semiconductor wafer fab- rication,","venue":null,"work_id":"eeeed746-abcb-4e2f-8b67-ee6ae2b14f35","year":2005},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:48.427993Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:ea4c1520446c75bc78233a7dcd2eab5f0106cbfbf00c815a12af60c63c296a7d","observation_id":"ca5cd24f-8700-43c8-80b5-5e71bd75b10e","resolution":{"observed_at":"2026-08-05T21:51:02.137837Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:01.822169Z","title":"Proteus: Simulating the performance of distributed DNN training,","venue":null,"work_id":"0636135e-d17f-4565-ac16-9e00b8f75a33","year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:48.619178Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:396bd8c159ac649e84f7f2f1fbac5b72a9c8f3c968cbc0490c1eb03daad3c218","observation_id":"cf43426f-2afe-4cb0-81f6-230b47baa624","resolution":{"observed_at":"2026-08-05T21:51:01.937892Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:01.600073Z","title":"Explainable fuzzy neural network with multi-fidelity reinforcement learning for micro- architecture design space exploration,","venue":null,"work_id":"4c2e5dd6-a1b6-4310-9546-69de46a1d403","year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:48.831206Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:f61e694ad5981866cf8c5717f1fd609510c660c60e926b5430d546aee51c133a","observation_id":"cab16560-0356-43bf-b0c5-085ad8c369b5","resolution":{"observed_at":"2026-08-05T21:51:01.685475Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:01.246806Z","title":"System–technology co-optimization for dense edge archi- tectures using 3-D integration and nonvolatile memory,","venue":null,"work_id":"e32dfe60-3868-4bfa-8c29-3ce0b25dce6b","year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.288858Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:16130256fd8f50043557f7861e7bda77bdec56d4fcdf24ba28d1ee89c19f864d","observation_id":"683b81ec-43e0-4a9e-8074-be4469d818ea","resolution":{"observed_at":"2026-08-05T21:51:01.447324Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:00.797420Z","title":"Monad: Towards cost-effective specialization for chiplet-based spatial accelerators,","venue":null,"work_id":"2768e4ff-a41c-406a-8ffe-116db1fab976","year":2023},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.366340Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:a820094050229bb04b0f69e3f35be535b48bc90f6d6345c6f9167e862ce10ced","observation_id":"b59eed8a-a62c-4ed9-82aa-b3f7395050ca","resolution":{"observed_at":"2026-08-05T21:51:00.957312Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:00.454975Z","title":"Wafer- scale computing: Advancements, challenges, and future perspectives,","venue":null,"work_id":"15fed0b9-2b97-4e36-b993-6b23c9603b43","year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.476511Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:e34eac295d0501a63698a5bc27ab38a73120141e0b252c485269af53b50d8ab5","observation_id":"6a939adb-c54d-4da0-9022-aa7b9209d65b","resolution":{"observed_at":"2026-08-05T21:51:00.624090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:51:00.142861Z","title":"ISPD 2020 physical mapping of neural networks on a wafer-scale deep learning accelerator,","venue":null,"work_id":"de4b68b1-97e3-418a-a3a2-8aae4771ea19","year":2020},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.635194Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:a2665d48e20c3d58aad7c3ff72e9ff27e11b605437efc07ef9400b365cba8029","observation_id":"aa86d2dd-3b67-4837-9c20-1310516442bd","resolution":{"observed_at":"2026-08-05T21:51:00.324526Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:59.806262Z","title":"Union: A unified HW–SW co- design ecosystem in MLIR for evaluating tensor operations on spatial accelerators,","venue":null,"work_id":"11a95c36-22a8-466a-ac7f-c336bcdf3bb2","year":2021},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.714627Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:d0ece1a63dd45b08e2c402b872de90ceb61c6dcdb4954cf5481eb24e374f6cbe","observation_id":"b31159ce-cebe-4e6c-bc0d-ed742b3b7c4b","resolution":{"observed_at":"2026-08-05T21:50:59.928331Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:59.580799Z","title":"FireSim: FPGA- accelerated cycle-exact scale-out system simulation in the public cloud,","venue":null,"work_id":"b6b5b6be-81ab-4ee3-ac83-2b282e06b347","year":2018},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.792996Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:7609cda444ef1d63e060d45658baaf36a1515e9cf4fb0655a0f90bbe82e351b7","observation_id":"01be2d7a-e98d-4891-91a1-e3f8e088afa8","resolution":{"observed_at":"2026-08-05T21:50:59.704126Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:59.334679Z","title":"Impact of RoCE congestion control policies on distributed training of DNNs,","venue":null,"work_id":"e9fd0936-c7b2-43dd-94bc-4c5e9a09c3e2","year":2022},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.905270Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:f4cc32d2a87fba6e8dad8ee7c6cc0a950859580063752baef74f5dcde090cd1b","observation_id":"97d73458-1325-4a02-8c56-21dd5e8b5d82","resolution":{"observed_at":"2026-08-05T21:50:59.452535Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:59.120847Z","title":"Optimization by simulated annealing,","venue":null,"work_id":"70dcaef4-b1a5-4566-9947-ba9d9cd8043d","year":1983},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.989750Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:693ec94165c63dbc8d940bdb2ec9829c8f73a5fe437897eddcebfa3f1c5f5fcc","observation_id":"5f35dbfd-1815-4c3a-9f92-2b8a8d942843","resolution":{"observed_at":"2026-08-05T21:50:59.238086Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:58.938610Z","title":"MAESTRO: A data-centric approach to understand reuse, performance, and hardware cost of DNN mappings,","venue":null,"work_id":"3cf9df52-ee5b-4a5e-b6b2-50c8ddaf7e95","year":2020},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.137345Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:1001d80a24ab973b3245172a48a437ad15ab8fddeb694df8f161f7cd01a9c5ca","observation_id":"33356d67-7d73-4286-b76b-b991058429e0","resolution":{"observed_at":"2026-08-05T21:50:59.023836Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:58.729634Z","title":"The path to successful wafer-scale integration: The Cerebras story,","venue":null,"work_id":"303ad767-522b-4ca3-b9a3-0389b584b74b","year":2021},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.236704Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:0dc7e7c706fac564d8d2d65cd0e16345b6c899809caa9cc0762a0efa2bf6cec5","observation_id":"d5cf9c2f-6f64-4ad3-a815-453687cd98a6","resolution":{"observed_at":"2026-08-05T21:50:58.845082Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:58.396116Z","title":"ReThermal: Co-design of thermal-aware static and dynamic scheduling for LLM training on liquid-cooled wafer-scale chips,","venue":null,"work_id":"0bb2d6fc-be18-4699-9b8b-208642b6acc3","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.318263Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:de7752bbca1d611a984eae2bb155ce447dc2e14561dd5d6719fba14de805e300","observation_id":"f6fed1dc-5e83-4464-95e7-709741faa9ef","resolution":{"observed_at":"2026-08-05T21:50:58.558143Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:58.037708Z","title":"SPAC: Automating FPGA-based network switches with protocol adaptive customization,","venue":null,"work_id":"85071bfa-79c7-4bbc-835a-e7da9e616884","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.402262Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:1f0f4a5ad54f323ef1f596fc67755edffd439a0617c245aabf5675a1d8a59830","observation_id":"78260459-7ebb-41d5-a3c5-eaea890612b4","resolution":{"observed_at":"2026-08-05T21:50:58.213489Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:57.728001Z","title":"Swift or exact? boosting efficient microarchitecture DSE via multi-fidelity partial-order prediction,","venue":null,"work_id":"c40db9c2-11e4-495e-b8b2-40e6251d9225","year":2025},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.494667Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:d442dfd0fcc163de317df6ef22067861bd3ec79507e3d60c6093d12f5e81fd99","observation_id":"97ee3968-7056-42a7-a0fb-b2d3cf00136e","resolution":{"observed_at":"2026-08-05T21:50:57.854805Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:57.566827Z","title":"Multi-fidelity optimization for high-level syn- thesis directives,","venue":null,"work_id":"363ec7a5-d20e-4b17-88a7-df99fa16b804","year":2018},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.590987Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:7df287065cf9631e4b6cfc03f5415b0701815df360baabb4f3cdc4e7bfd41a08","observation_id":"09de34c3-3b02-4374-89a3-a2fa05908b11","resolution":{"observed_at":"2026-08-05T21:50:57.652653Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:57.407034Z","title":"A 0.297-pj/bit 50.4-gb/s/wire inverter-based short-reach simultaneous bi-directional transceiver for die-to-die interface in 5-nm cmos,","venue":null,"work_id":"1b3273b1-39ad-480a-8be7-939f5303762f","year":2023},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.687468Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:480ce0e7330d90cfbc658348810b2d21fb29cad4bf4d77ac5eaea287479440d1","observation_id":"3a2ef896-b904-4e2e-937b-08b789af9ecb","resolution":{"observed_at":"2026-08-05T21:50:57.494665Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:57.207500Z","title":"Bunch of wires (bow) phy specification,","venue":null,"work_id":"26eae8cc-d489-4844-89c6-87accb76ae6f","year":2023},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.782076Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:0210ca0280aade8848799b7d38a9611596ddc9587e32d8a76e13d92c35615d6c","observation_id":"d673d575-8d25-4738-a32e-8074c8b501be","resolution":{"observed_at":"2026-08-05T21:50:57.301714Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:57.018564Z","title":"OpenAI Partners with Cerebras,","venue":null,"work_id":"55fef5c1-5c2d-4c6b-a51b-a2e633905c47","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.859140Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:a4dd66bbf26bbe8d15d86e8664bf3c514a4f3c0c24e59d431a92fe7bd4349385","observation_id":"f87e67d6-12cd-488d-8df4-8b4a045a9f63","resolution":{"observed_at":"2026-08-05T21:50:57.108650Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:56.835509Z","title":"MuchiSim: A simulation framework for design exploration of multi-chip manycore systems,","venue":null,"work_id":"be7994db-7ce1-4c9d-8508-824c948e587b","year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:50.978655Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:2d6bb1c690dea31b7f5425dd9ac69ff8775bd3309323b4642da256326617a05d","observation_id":"54f8ed3a-c41b-4d2b-ba28-35becb0f7261","resolution":{"observed_at":"2026-08-05T21:50:56.923866Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:56.706108Z","title":"Architecting wafer-scale processors—a GPU case study,","venue":null,"work_id":"5c330f47-77f3-46ba-9d1e-9c81f23b9c64","year":2019},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.062095Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:e9e5ffe5fcf2a9e782d9b3329f62901833ec50d4b754d737dc70e64f51512eb6","observation_id":"c3cf0831-ffaf-483a-8d0e-79085210e7c7","resolution":{"observed_at":"2026-08-05T21:50:56.772430Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:56.572782Z","title":"Timeloop: A systematic approach to DNN accelerator evaluation,","venue":null,"work_id":"a8370c34-19ad-43b6-af66-9bb19ca31475","year":2019},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.157011Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:983ac08847f5e7dc0d69f517c1431e3689f8efd286b187bef8194406f1d5e010","observation_id":"8593e4c4-cab1-490d-ae41-693dc1097380","resolution":{"observed_at":"2026-08-05T21:50:56.632861Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:56.365096Z","title":"Application of full-system simulation in exploratory system design and development,","venue":null,"work_id":"3dccd2c0-4092-47e1-b13a-5c4b48534c81","year":2006},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.270719Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:e183943babf11720ede926a9ad0f441a05ffaed5ee1aae0a32c777f0f0189f3e","observation_id":"d8200e59-942e-409f-b7d8-e305ea05266e","resolution":{"observed_at":"2026-08-05T21:50:56.443495Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:51.368782Z","title":"Power delivery for high-performance microprocessors—challenges, solutions, and future trends,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.368782Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:c2769a3e9b789db09e641f74db1d1c92efd6cd32adb00b3883b264d0861b2a00","observation_id":"f3ff92e1-c260-4f76-bb86-badadd135f0e","resolution":{"observed_at":"2026-08-05T21:50:51.368782Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:56.187233Z","title":"ASTRA-sim: Enabling SW/HW co-design exploration for distributed DL training platforms,","venue":null,"work_id":"7ee0c13d-2b9d-4ebc-961f-19ac5b692b09","year":2020},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.476985Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:58385e5a51830f300ebfc93d2a91a4a554d6a37cfb81182331179e1c187a7241","observation_id":"7c299015-aa84-4d62-80f9-825cca3a190f","resolution":{"observed_at":"2026-08-05T21:50:56.265552Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:56.034151Z","title":"FRED: A wafer-scale fabric for 3d parallel DNN training,","venue":null,"work_id":"8963f0dd-6342-41be-8856-2dbe214f9064","year":2025},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.570482Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:78f41a931c3d8d23f4d24cc1f7cc640b3221ad214105d002c8d83e4e1c13f546","observation_id":"e9d14ea7-c873-4f18-a84d-bb63c266adeb","resolution":{"observed_at":"2026-08-05T21:50:56.118243Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:55.854386Z","title":"Fast stencil-code computation on a wafer-scale processor,","venue":null,"work_id":"11516203-d84b-4543-9e60-755df5f31f7f","year":2020},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.668058Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:7a47213ef4696ae4c1c9de1ff034068a00cdbf33711acf5811c85595b23d3e57","observation_id":"313350e7-a09a-44a9-90f8-d3ccc990f225","resolution":{"observed_at":"2026-08-05T21:50:55.933701Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2412.15548","last_updated":"2024-12-20T04:14:43Z","snapshot_observed_at":"2026-08-05T12:00:52.514931Z","submitted_at":"2024-12-20T04:14:43Z","title":"Polaris: Multi-Fidelity Design Space Exploration of Deep Learning Accelerators","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2412.15548","snapshot_observed_at":"2026-08-05T21:50:51.744950Z","title":"Polaris: Multi-fidelity design space exploration of deep learning accelerators,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.744950Z"},"links":{"cited_paper":"/paper/2412.15548","citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:32a3dd6f0dbc872851a62ce7b40e8e64e2bca23e09fa3cede4a5fd2fd8afe89a","observation_id":"a878697b-bc7c-4fc6-8a41-4e32e95efac9","resolution":{"observed_at":"2026-08-05T21:50:51.744950Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:55.674381Z","title":"SoW-X: A novel system-on-wafer technology for next generation AI server application,","venue":null,"work_id":"5b7e44de-6e2a-488b-987b-3f79b7cf8e06","year":2025},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.817165Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:991590c490d39ebf418f01d4eaa614b78c5ed57d9ecf2893f03fc6eb923dec56","observation_id":"9ee6f5dd-4b02-429f-8607-f1f4f6d9fbf9","resolution":{"observed_at":"2026-08-05T21:50:55.756945Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2605.11333","last_updated":"2026-05-19T03:40:14Z","snapshot_observed_at":"2026-07-06T23:23:11.928199Z","submitted_at":"2026-05-11T23:38:10Z","title":"MLCommons Chakra: Advancing Performance Benchmarking and Co-design using Standardized Execution Traces","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2605.11333","snapshot_observed_at":"2026-08-05T21:50:51.872226Z","title":"MLCommons Chakra: Advancing performance benchmarking and co-design using standardized execution traces,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.872226Z"},"links":{"cited_paper":"/paper/2605.11333","citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:fa9e58c63c3ddc65e2039e2b4126c863540dc2cc4301ee19ab3169966f8d706d","observation_id":"c51f0719-76c8-4dd6-8ed6-d0336d34eeac","resolution":{"observed_at":"2026-08-05T21:50:51.872226Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:55.526343Z","title":"Correlated multi-objective multi-fidelity optimization for HLS directives design,","venue":null,"work_id":"ad1e1220-36f0-4041-9b71-5b62993bc655","year":2021},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:51.950189Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:c5279adca5561256f372188e12d3a92688aae64eafd898f88096a52236889b89","observation_id":"33e6044f-1013-4b5c-9eed-053522ba910d","resolution":{"observed_at":"2026-08-05T21:50:55.586770Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:55.384354Z","title":"The microarchitecture of Dojo, Tesla’s exa-scale computer,","venue":null,"work_id":"9c9cd0f7-4bbd-483e-a7f0-2fc368965218","year":2023},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.014298Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:06128b021cc5d49e46f98f1d76262d03cc79398215bd694fd8bd86797976df2f","observation_id":"93ad4c97-0ed4-485a-93c1-e00332ee75ef","resolution":{"observed_at":"2026-08-05T21:50:55.436238Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:55.226041Z","title":"W ATOS: Efficient LLM training strategies and architecture co- exploration for wafer-scale chip,","venue":null,"work_id":"2476ce6c-371b-4883-ba59-e688bd574785","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.159382Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:b023ed1dba41263e221ffc4cce75c55af7c4ec897ea86ac8bb58e3f1534705e3","observation_id":"d1e0b7cf-c3ad-4626-949f-2cd40689240f","resolution":{"observed_at":"2026-08-05T21:50:55.314939Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:55.074260Z","title":"Designing spatial architectures for sparse attention: STAR accelerator via cross-stage tiling,","venue":null,"work_id":"2ffae2d6-597d-4d36-8d61-7a97a41eaabb","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.214295Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:54baddee3cba1d57295fe65bcaba93ba9edc669865b8cd18eb13d976ffa10718","observation_id":"585e0b83-5b67-49ed-8297-30679cab71b8","resolution":{"observed_at":"2026-08-05T21:50:55.149959Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:54.912494Z","title":"TEMP: A memory efficient physical-aware tensor partition-mapping framework on wafer-scale chips,","venue":null,"work_id":"d94747c4-3318-4595-b87f-ef5db5cbc756","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.283044Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:726ced6d0a5b185bf176e1329c829b8a42095065f3d64465166355883a84b98d","observation_id":"07d02595-048d-4f55-b664-2c0699522742","resolution":{"observed_at":"2026-08-05T21:50:54.989057Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:54.737836Z","title":"TMAC: Training- targeted mapping and architecture co-exploration for wafer-scale chips,","venue":null,"work_id":"e53a492c-bc68-4e50-9c61-219749996727","year":2024},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.349325Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:2eb79c16cd3f22b3d589f791f81f4c21f33fe34442ae249806d5f82d42c18284","observation_id":"16409ec5-e606-4352-bdcf-ee00d9ec16e1","resolution":{"observed_at":"2026-08-05T21:50:54.824572Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2606.22968","last_updated":"2026-06-22T07:51:15Z","snapshot_observed_at":"2026-08-02T07:47:32.272471Z","submitted_at":"2026-06-22T07:51:15Z","title":"MOCAP: Wafer-Scale-Chip-Oriented Memory-Orchestrated Chunked Pipelining Framework for Prefill-Only LLM Inference","version":1},"cited_work":{"arxiv_id":"2606.22968","doi":null,"metadata_source":"pith","pith_arxiv_id":"2606.22968","snapshot_observed_at":"2026-08-05T21:50:53.152351Z","title":"MOCAP: Wafer-Scale-Chip-Oriented Memory-Orchestrated Chunked Pipelining Framework for Prefill-Only LLM Inference","venue":"cs.AR","work_id":"b0907f56-821f-407c-b5c4-0843fa9eb941","year":2026},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.423769Z"},"links":{"cited_paper":"/paper/2606.22968","citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:6d7158afa8435987819d475cbd045fe62b1f8a8ff84bc0260233394052282e3f","observation_id":"bf743749-c279-458f-b368-5f66ec08a8f6","resolution":{"observed_at":"2026-08-05T21:50:53.247085Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:54.571782Z","title":"Spatial-aware orches- tration of LLM attention on waferscale chips,","venue":null,"work_id":"0acc0a36-0369-4061-838a-c7fafded8977","year":2025},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.520159Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:671ef30c499f1cabad669778138d9694dfcc2d653dc9f6c587d86d9d02df2ce2","observation_id":"9a2b1f71-2df9-4cc0-af91-28b58168de6c","resolution":{"observed_at":"2026-08-05T21:50:54.625429Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:54.334950Z","title":"ASTRA-sim2.0: Modeling hierarchical networks and disaggregated systems for large-model training at scale,","venue":null,"work_id":"233eaddd-6b85-49a1-abfd-ed0668ad819a","year":2023},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.640139Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:eabd17ae0b9e464e770d56c7ab8427b027d470dfa28c033b94b8e375c0143877","observation_id":"01f7a6c2-f5f9-4476-840e-efe3510d5512","resolution":{"observed_at":"2026-08-05T21:50:54.438258Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:54.149930Z","title":"WSC-LLM: Efficient LLM service and architecture co- exploration for wafer-scale chips,","venue":null,"work_id":"f80940be-e9b2-4c7a-920d-8ce28af25db2","year":2025},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.709990Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:b687e06b6f5cfafcffba3d1cd53ec91e667f4bc3d92c42f43f084ff171941fdb","observation_id":"2ef57f30-27c1-4a6c-9c4d-3f5dd3297336","resolution":{"observed_at":"2026-08-05T21:50:54.249534Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:53.956496Z","title":"Apollo: Transferable architecture exploration,","venue":null,"work_id":"57dab122-1ff0-447a-92db-b6b225f894e9","year":2020},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.782187Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:58d91007e00457161ff4044c0a289e2f5d52490c6959cc52310c9395ed882d9d","observation_id":"541ad73c-cbc0-4613-b013-ff32d6b2e124","resolution":{"observed_at":"2026-08-05T21:50:54.062918Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:53.792577Z","title":null,"venue":null,"work_id":"26af86f7-78fe-499a-8ce5-031abd51ae35","year":2019},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.857097Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:675c4b94c4f08af71da727775d2b419a8aa0332b2b8dc48932662f7226e5569a","observation_id":"f6d72dc3-b9b5-48b0-ba44-ef3cca9085dc","resolution":{"observed_at":"2026-08-05T21:50:53.865075Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:53.582629Z","title":"What is DTCO?: An introduction to design–technology co-optimization,","venue":null,"work_id":"97738f03-1499-4db7-aeeb-df97d2496dd2","year":2022},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:52.954850Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:21e5cb4f80ea1ac4c577a0b3ba4760df669bd9f56b4c0d4574a580971bf581e7","observation_id":"72fe5cf9-ba96-4a5b-b8fc-0300b536db60","resolution":{"observed_at":"2026-08-05T21:50:53.686049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-05T21:50:53.384303Z","title":"Theseus: Exploring efficient wafer-scale chip design for large language models,","venue":null,"work_id":"21e6e577-0d3c-4d0c-8283-cabd45948d0a","year":2025},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:53.039068Z"},"links":{"citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:33d95291f907981f2963f8309b76dfcf8665065e5a32a617f1020987f6efc64d","observation_id":"134e4032-e214-47e5-ac3b-dfd18af042f0","resolution":{"observed_at":"2026-08-05T21:50:53.490359Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-08T06:32:00.761636+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2406.03868","last_updated":"2024-06-06T08:55:01Z","snapshot_observed_at":"2026-07-06T18:26:19.664486Z","submitted_at":"2024-06-06T08:55:01Z","title":"PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2406.03868","snapshot_observed_at":"2026-08-05T21:50:49.199471Z","title":"Available: https://arxiv.org/abs/2406.03868","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement","version":1},"reference_index":2024,"source":"pdf_text","source_observed_at":"2026-08-05T21:50:49.199471Z"},"links":{"cited_paper":"/paper/2406.03868","citing_paper":"/paper/2608.03285"},"observation_digest":"sha256:2df23ca78fa13f6a4ca7929524c883d8587bcc65ace8ec6013c35a311cac1de2","observation_id":"8f164d34-edb3-4b25-947b-5ef0eded63d8","resolution":{"observed_at":"2026-08-05T21:50:49.199471Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2608.03285","last_updated":"2026-08-04T08:00:29Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-07T23:10:51.573182Z","submitted_at":"2026-08-04T08:00:29Z","title":"Fovea: Physical-Implication-Aware Wafer-Scale DSE with Decision-Domain-Guided Cross-Fidelity Refinement"},"reference_resolution":{"displayed":52,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":6,"verified_exact":1,"verified_fuzzy":45},"total_outbound_references":52},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-08T06:32:00.761636+00:00","source":"crossref"},{"observed_at":"2026-08-08T06:31:55.24221+00:00","source":"retraction_watch"}],"thesis":"As of 8 August 2026, this Paper Citation Record lists 52 of 52 outbound references and 0 inbound Pith citation observations for arXiv:2608.03285."}