{"as_of":"2026-08-21T10:04:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:d323d84f2cdc7f7a5272d45f2d81daff5f98d29c97e5fa55fa562a219cce783f","coverage":[{"denominator":14,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":14,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-08T00:26:16.011775Z","state":"measured"},{"denominator":14,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":14,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-21T06:32:19.484+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.04169/citation-record","integrity":"/paper/2608.04169/integrity","json":"/paper/2608.04169/citation-record.json","paper":"/paper/2608.04169"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"2401.14428","last_updated":"2024-01-24T11:40:17Z","snapshot_observed_at":"2026-08-17T16:19:14.225912Z","submitted_at":"2024-01-24T11:40:17Z","title":"The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2401.14428","snapshot_observed_at":"2026-08-08T00:26:15.966271Z","title":"The Landscape of Compute-near-memory and Compute-in-memory: A Research and Commercial Overview,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.966271Z"},"links":{"cited_paper":"/paper/2401.14428","citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:c2bb4c108788907794971ba6ccc256ec0fed7f638528621e6ec1381e853e9655","observation_id":"6166bf76-160a-4325-8ab0-646f50260aed","resolution":{"observed_at":"2026-08-08T00:26:15.966271Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.144794Z","title":"PIM Is All You Need: A CXL-Enabled GPU-Free System for Large Language Model Inference,","venue":null,"work_id":"024f0130-9591-4bdc-a185-8ea5c266c040","year":2025},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.971521Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:5dff0cc5319b2ec3c1a94e8fc153cfcc58301d119990b1c3efcf22d3c8aa9e74","observation_id":"bda73d1d-345a-4c78-90fd-d495b38d17d0","resolution":{"observed_at":"2026-08-08T00:26:16.147955Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.136071Z","title":"Pimba: A Processing-in-Memory Acceleration for Post- Transformer Large Language Model Serving,","venue":null,"work_id":"80d253e3-ba70-40c1-9789-5b445a5d3f26","year":2025},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.975687Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:f0445a8310f6223ac47f4124babdba3cbc78c52af64c3334be0fd376b7699853","observation_id":"57cd3f78-3d75-49e6-b86e-7d4f9b5edc49","resolution":{"observed_at":"2026-08-08T00:26:16.139667Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.126997Z","title":"AttAcc! Unleashing the Power of PIM for Batched Transformer-based Generative Model Inference,","venue":null,"work_id":"622921f7-0cfe-4ff2-ad67-4eb9a5c34011","year":2024},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.979815Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:9db8e96c26e0dfe1be6aaad39f6c2c87d4763a732087de0b7c7c6e1f7c064c2b","observation_id":"4cd3f8b6-bd02-4a9c-b0b4-077edefcc3e2","resolution":{"observed_at":"2026-08-08T00:26:16.130620Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.117557Z","title":"PAPI: Exploiting Dynamic Parallelism in Large Language Model Decoding with a Processing-In-Memory-Enabled Computing System,","venue":null,"work_id":"4ab0ab6a-569d-4bfd-b5d0-1171ff6c491d","year":2025},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.983041Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:42f0cced3bb2c36a14ae82eb36f945a2fea919da7ba5dc9030fd8d5b5cf9e787","observation_id":"465a2555-817f-4476-ad20-54291f3ff734","resolution":{"observed_at":"2026-08-08T00:26:16.120825Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.109350Z","title":"NicePIM: Design Space Exploration for Processing-In- Memory DNN Accelerators With 3-D Stacked-DRAM,","venue":null,"work_id":"88222c56-19ba-4f72-ba3e-3f77bfcb1a9c","year":2024},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.986624Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:9a10045ac4e2f18b5e3b4b7028b9299fc831f4f7bb3dac3c72b84703171944ee","observation_id":"35c25566-cfa3-4a75-8221-6a58068d5fee","resolution":{"observed_at":"2026-08-08T00:26:16.112394Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.100591Z","title":"What Your DRAM Power Models Are Not Telling You: Lessons from a Detailed Experimental Study,","venue":null,"work_id":"727c78c5-85c9-4cbf-82cd-8bb2230be32a","year":2018},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.990559Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:844b58de1ccb620a7f70106e15dc76f17a833520283aa453e0063b982c05a4c1","observation_id":"777429a4-2d65-459f-b911-4f6695a794b0","resolution":{"observed_at":"2026-08-08T00:26:16.104107Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.090607Z","title":"DRAMPower 5: An Open-Source Power Simulator for Current Generation DRAM Standards,","venue":null,"work_id":"2d966c33-cd89-4192-aba1-18b55a2577c7","year":2025},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.993327Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:abedc843a948a80a1d473e311212119c271222fb993a67806477fac7208956a0","observation_id":"ef54de1c-ee8b-4278-accb-5e7eac0c9c06","resolution":{"observed_at":"2026-08-08T00:26:16.094264Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.081216Z","title":"Ramulator 2.0: A Modern, Modular, and Extensible DRAM Simulator,","venue":null,"work_id":"4fe198b1-48c0-43e6-af2a-aa916aee30c9","year":2024},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.996245Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:3d6b0b1b5ae7525df0435cd337ea7299665327bf9428987a7b785b54117fd64f","observation_id":"42eecebe-0f31-4388-8fc2-d49cdc92d6e5","resolution":{"observed_at":"2026-08-08T00:26:16.084462Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.073390Z","title":"NVIDIA A100 Tensor Core GPU: Performance and Innovation,","venue":null,"work_id":"259f4bd0-82ec-441f-8197-22ae88f09bcb","year":2021},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:15.999088Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:2e6f2d78b796779910f5a6a03eee8539705b47a6bc4f9375a33031b644988469","observation_id":"a4f2aee8-b3a5-43bd-b3f2-e7dd14481cee","resolution":{"observed_at":"2026-08-08T00:26:16.076081Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.065576Z","title":"With Shared Microexponents, A Little Shifting Goes a Long Way,","venue":null,"work_id":"b22b9894-aac6-4d5a-a7b0-457ce3ec4f0f","year":2023},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:16.002290Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:04a6d7202a4a393471c73cab93ba16e70d60f4b60cd42e535a1a95d95652925f","observation_id":"902d8e3d-2bd6-4ab3-8d15-b2fb0254e289","resolution":{"observed_at":"2026-08-08T00:26:16.068313Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.056275Z","title":"OPT: Open Pre-trained Transformer Language Models,","venue":null,"work_id":"5f978708-01d8-4a39-9865-498fa81cd31a","year":null},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:16.005154Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:b52a8209cd0e8129d0beb3eafe890409a14b50a38886fec5a757758a1045e0ec","observation_id":"940b1038-6ba5-4566-8c88-bdc22e7d89a0","resolution":{"observed_at":"2026-08-08T00:26:16.059020Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-08T00:26:16.044810Z","title":"Transformers are SSMs: generalized models and effi- cient algorithms through structured state space duality,","venue":null,"work_id":"65763d3b-0b9a-4b79-8117-5856dee66b61","year":2024},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:16.011775Z"},"links":{"citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:0a9934fbc1168a0463ea7ed2b736dac55ee45a54318f596ea190d300daee0733","observation_id":"74fd6d98-2bec-4bf0-8aa4-96dc39f56856","resolution":{"observed_at":"2026-08-08T00:26:16.050222Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-21T06:32:19.484+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2205.01068","last_updated":"2022-06-21T17:04:40Z","snapshot_observed_at":"2026-08-06T03:13:37.403059Z","submitted_at":"2022-05-02T17:49:50Z","title":"OPT: Open Pre-trained Transformer Language Models","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2205.01068","snapshot_observed_at":"2026-08-08T00:26:16.008092Z","title":"Available: 10.48550/arXiv.2205.01068","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems","version":1},"reference_index":2022,"source":"pdf_text","source_observed_at":"2026-08-08T00:26:16.008092Z"},"links":{"cited_paper":"/paper/2205.01068","citing_paper":"/paper/2608.04169"},"observation_digest":"sha256:8c8d3ff22cb83923265c3463e1d8aa858f707385b5f8c922f4db9aab506be2a2","observation_id":"10eff353-e98b-47e3-8785-50d4e1809aa1","resolution":{"observed_at":"2026-08-08T00:26:16.008092Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}}],"paper":{"arxiv_id":"2608.04169","last_updated":"2026-08-04T19:26:54Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-16T07:05:56.729005Z","submitted_at":"2026-08-04T19:26:54Z","title":"On Design Principles for Efficient Heterogeneous DRAM-PIM-GPU Systems"},"reference_resolution":{"displayed":14,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":2,"verified_exact":0,"verified_fuzzy":12},"total_outbound_references":14},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-21T06:32:19.484+00:00","source":"crossref"},{"observed_at":"2026-08-21T06:32:16.066871+00:00","source":"retraction_watch"}],"thesis":"As of 21 August 2026, this Paper Citation Record lists 14 of 14 outbound references and 0 inbound Pith citation observations for arXiv:2608.04169."}