{"as_of":"2026-08-13T19:26:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:25225c1fdbfd5aeb5be920eec8ca8867879fe5593178302d003accd614f13d9b","coverage":[{"denominator":84,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":84,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-11T04:15:59.763218Z","state":"measured"},{"denominator":84,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":84,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-13T06:32:02.005865+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.04443/citation-record","integrity":"/paper/2608.04443/integrity","json":"/paper/2608.04443/citation-record.json","paper":"/paper/2608.04443"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.177932Z","title":null,"venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.177932Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:fad7be91dac6fd9a5401d3a3878726df10f54c1c887c24c48c65cd240239fd5b","observation_id":"d775d36d-7165-4216-b110-bcaafe1d3cb1","resolution":{"observed_at":"2026-08-11T04:15:59.177932Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.183799Z","title":"Loihi: A neuromorphic manycore pro- cessor with on-chip learning","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.183799Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:d092faa6e5206d33435237ea4e1f09fb58b97867b1ca3f502bf31bc502607621","observation_id":"9ccf30ec-15c2-4c1f-a6bb-eb06e91f7494","resolution":{"observed_at":"2026-08-11T04:15:59.183799Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.189216Z","title":null,"venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.189216Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:150eec8c13a1cf2db3b86806682bb2f151a0ed7e2a10b0e98038b6dea63d6bb3","observation_id":"03030cdf-ed12-4feb-ab91-b1b90d351931","resolution":{"observed_at":"2026-08-11T04:15:59.189216Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.200421Z","title":"A review of research on SLAM technology based on the fusion of LiDAR and vision","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.200421Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:22899d88ade2f974583c2d903ee5bd0f00b91c1cd9b2df981826f5deff417645","observation_id":"2fb648b5-c44e-4332-93c1-82e57f4d424b","resolution":{"observed_at":"2026-08-11T04:15:59.200421Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.207351Z","title":"HgPCN: A hetero- geneous architecture for E2E embedded point cloud inference","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.207351Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:2e2dae59a43bacd9e106a9850d6d7df3e4471693f1f14bc05b116e8ad45282d8","observation_id":"5d6e54af-c18f-4550-aec4-b988c3bd9bd4","resolution":{"observed_at":"2026-08-11T04:15:59.207351Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.842352Z","title":"Exploration in deep reinforcement learning: From single-agent to multiagent domain","venue":null,"work_id":"6f4c7fab-1829-45b6-9b73-ed1724867c44","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.212903Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:b40f41c7d43916290b665f1353b45cbf06180146ec45171ba98339fcfaf0de50","observation_id":"0efe2def-fe9c-4ddd-9fde-ef48db980b9d","resolution":{"observed_at":"2026-08-11T04:16:11.856506Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.812945Z","title":"Deep reinforcement learning for multiagent sys- tems: A review of challenges, solutions, and applica- tions","venue":null,"work_id":"a9e6a75c-3311-49c1-9145-902f4c765373","year":2020},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.218612Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:d72c10f4245a4da3774bb40a3bd37558d3731b08b6777e8666e55164877eb129","observation_id":"9a7686f8-1378-42e9-a4c2-6554d4498006","resolution":{"observed_at":"2026-08-11T04:16:11.823104Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.781147Z","title":"A survey on multi-agent reinforcement learning and its application","venue":null,"work_id":"a10d5965-5f6d-4945-bf7e-90e3b258f876","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.224552Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:54af053172cea7ab8024fc416c16c101b0dab44419585417a955a6000ce02af3","observation_id":"85453fe6-f246-430c-896e-da6f74389fec","resolution":{"observed_at":"2026-08-11T04:16:11.789044Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.751789Z","title":"Single cortical neurons as deep artificial neural net- works","venue":null,"work_id":"a0cd8061-4845-47a7-b8fa-7c18f05032c9","year":2021},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.231302Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:e23a3bbba80585a9564d115ac70fdfe0a1ef3871d69942c8e8edc0c20ca5422c","observation_id":"b5710bf3-fd93-41f3-af3c-fe5b91ee6952","resolution":{"observed_at":"2026-08-11T04:16:11.759353Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.724864Z","title":"Neuromorphic electronic systems","venue":null,"work_id":"80b73a76-d4be-4534-a089-93300d656cec","year":2002},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.237137Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:8072d8965882aa1d773d1401a2b82a1ba8b75639a05e139f2decfbeb8ea1aac2","observation_id":"44d93b39-6c8b-47c1-bcd6-ff410caea1fc","resolution":{"observed_at":"2026-08-11T04:16:11.733552Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.700981Z","title":"Towards spike-based machine intelligence with neuromorphic computing","venue":null,"work_id":"a8f9cd89-156e-458b-9428-5a613fec912e","year":2019},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.246721Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:e362e41fa1474366b41be3d9fa04678f008fd8980a62e0a6ecce2e82abf4ef5e","observation_id":"78ecdc89-1d69-48c8-9f4a-3cf9efb11f87","resolution":{"observed_at":"2026-08-11T04:16:11.708043Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.677764Z","title":"A system hierarchy for brain-inspired computing","venue":null,"work_id":"d9150063-6041-435b-9273-2fbebc71b4df","year":2020},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.255411Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:662050a4c2815c47758cf8bc5a2f1d15f066fe9a7c84e8df35322af339712eaa","observation_id":"25a817ab-3334-45fe-b4e2-05d1312d9c51","resolution":{"observed_at":"2026-08-11T04:16:11.685223Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.647812Z","title":"On neural net- works as infinite tree-structured probabilistic graphical models","venue":null,"work_id":"b7ca472e-7c6b-4378-8ac2-8baf74615ed7","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.264680Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:37ce5f1f171015a142bfad31f73fac06c461d1f4487c71a3b030340669fbc51a","observation_id":"21ea12c7-616a-4f0e-a8cd-5380c691c354","resolution":{"observed_at":"2026-08-11T04:16:11.658955Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.624082Z","title":"Expected probabilistic hi- erarchies","venue":null,"work_id":"37287fb5-ea0b-4ca3-99ff-dac2c468ce79","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.271525Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:226495311d623426090952f0a092d4f5de7622eef3eab907d3479337d6122e05","observation_id":"9fea1893-9088-41a7-b9de-8084e790d2c4","resolution":{"observed_at":"2026-08-11T04:16:11.633049Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.600036Z","title":"SINE: Scalable MPE inference for probabilis- tic graphical models using advanced neural embed- dings","venue":null,"work_id":"62f43832-6371-4f3b-a1af-3686c4423f3c","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.277362Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:b025878a290ab13946360baa6cb9b5156fb75ce7ca37bbd1d7da0b7ccaa47a45","observation_id":"6bfc2ed7-eed2-47b0-9ccd-9f54b82122a8","resolution":{"observed_at":"2026-08-11T04:16:11.608008Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.577792Z","title":"MapReduce: sim- plified data processing on large clusters","venue":null,"work_id":"18358519-b23b-4c0a-81b0-17cb909e3bd0","year":2008},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.284013Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:29ea73e133038ba8d91dd6c144ab7cf41149c97f4ed74653faf9e98e6f7d5d3c","observation_id":"4d9ad86e-1efc-49bc-885e-e375455fe315","resolution":{"observed_at":"2026-08-11T04:16:11.584215Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"7167.18071","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:09.663430Z","title":"Austern, Aart J.C Bik, James C","venue":null,"work_id":"3e26c014-5513-4486-9c88-050ccef45672","year":2010},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.295229Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:217848421107fb2102509c81b72d666c505c95158344c365dcc34d37a3aaeba5","observation_id":"730625b7-6eb1-409d-b0ec-b706d94b26ce","resolution":{"observed_at":"2026-08-11T04:16:09.687756Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.548644Z","title":"Franklin, Scott Shenker, and Ion Stoica","venue":null,"work_id":"cc78d267-bb5b-4404-93e6-d1398bad043c","year":null},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.306347Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:a15d02bf898b3fa4e61e26316f6554898b232b74fcd7f6b87215ffb142ba2195","observation_id":"d5175c8a-b29e-47e6-ad7e-5c108059ee4b","resolution":{"observed_at":"2026-08-11T04:16:11.561354Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.483965Z","title":"Poly- graph: Exposing the value of flexibility for graph pro- cessing accelerators","venue":null,"work_id":"1d399d95-f6de-4cc4-828e-61919e88ade9","year":2021},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.325590Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:049636c98fa0d08910014c04d60757d0e6920652f4afce211ca6b8ef9fe33aa1","observation_id":"02e1c2ae-5e56-4b5b-bc50-df71b0d89756","resolution":{"observed_at":"2026-08-11T04:16:11.492207Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.457504Z","title":null,"venue":null,"work_id":"26557647-2215-4187-a3db-f0312f609467","year":2006},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.330931Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:1858e10d497113be31cb6838b97a1b48f4ba660b5f84e2bb07eab3a06ddd34c1","observation_id":"49531eaa-7db1-48a0-8a48-eace7d752508","resolution":{"observed_at":"2026-08-11T04:16:11.466721Z","resolver_source":"raw_fallback","status":"unresolved"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.431529Z","title":"Scaling the bandwidth wall: challenges in and avenues for CMP scaling","venue":null,"work_id":"36f25649-b00a-459f-94bf-645794803776","year":2009},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.335880Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:ddb57183dcda90283d24b7ab424660eb07b00263024b89b3fa6e0c34e4ec2f35","observation_id":"607e4ea9-74ca-4574-816e-96492c801526","resolution":{"observed_at":"2026-08-11T04:16:11.441007Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.341229Z","title":"Data movement is all you need: A case study on optimizing transformers","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.341229Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:f21c21b35ee5724fe602b98cae56d04a3222acd04e39fa787a770d0fa5663daf","observation_id":"87e97a44-59a4-4ad2-ad12-cd462d5b6469","resolution":{"observed_at":"2026-08-11T04:15:59.341229Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.397202Z","title":"A quantitative study of irregular programs on GPUs","venue":null,"work_id":"1950e28b-1960-4a7d-89e9-4bc3481b6290","year":2012},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.346391Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:7ddf0f0c783304623c68f21d7607f74f567bb92ad417219d945b01d3e232d29d","observation_id":"176761f7-f73a-4e74-b82e-52d0d21cd298","resolution":{"observed_at":"2026-08-11T04:16:11.403755Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.376276Z","title":"Scheduling page table walks for irregular gpu applications","venue":null,"work_id":"1e73ba03-2ed3-4d87-b686-b95343d20851","year":2018},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.351549Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:b96376be83b4b74c3fc342882d8e539ff4201334dd19973c172566b006884e46","observation_id":"f293dc49-9517-45f8-af65-e86fd2b2122c","resolution":{"observed_at":"2026-08-11T04:16:11.383309Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.354983Z","title":"Plasticine: A reconfigurable architecture for parallel paterns","venue":null,"work_id":"425491de-83de-4e68-822a-81f983dce46c","year":2017},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.357097Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:16918eee6753e1e7f8cde2580524763f8ebc8659f73478690bd841609cd0cd0d","observation_id":"eb7ea555-dadb-47c8-aa53-d3d15cd7878a","resolution":{"observed_at":"2026-08-11T04:16:11.361767Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.322003Z","title":"Shah, Zhengyu Chen, Kaizhao Liang, Swayambhoo Jain, Urmish Thakker, Dawei Huang, Sumti Jairath, Kevin J","venue":null,"work_id":"8b60ef60-e144-4dad-a4ef-61cfb72a42fb","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.362657Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:7b3004f47c3831def0860f45cf585fefed9b7637dd77ad63d96e872c4edf5873","observation_id":"96b173e8-4d43-4b18-8bc0-77fe7ed13ee4","resolution":{"observed_at":"2026-08-11T04:16:11.331090Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.295686Z","title":"Leviathan: A unified system for general-purpose near-data com- puting","venue":null,"work_id":"b833e13b-5e0a-4d16-b9aa-a1e6c10231eb","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.368121Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:ac0a4760200bfcf334d9d601f761aadd55a52495c6d461642ed0dcf84447a75f","observation_id":"5ea10e55-6a38-40c3-8295-a2bea61d532f","resolution":{"observed_at":"2026-08-11T04:16:11.304290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.274052Z","title":"CGRA-ME: A unified framework for CGRA mod- elling and exploration","venue":null,"work_id":"617d52df-476b-4e49-8d2c-457dc72d76c8","year":2017},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.372965Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:ea7380d064bc217dce43ae24725e07085c8d6ecb1c77d33ecaf80e849e6b2095","observation_id":"0c660334-379d-4616-b900-7fa9474d237b","resolution":{"observed_at":"2026-08-11T04:16:11.280884Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.249898Z","title":"Enhancing cgra efficiency through aligned compute and communica- tion provisioning","venue":null,"work_id":"05d98171-166f-4a07-ae31-6ad9faec9650","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.377967Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:80cb7189eb270bed447c9b3b9d92a60bc55ebc2d5041a5614f00734c52a64c78","observation_id":"e3e70a66-de2a-432a-a0fd-6fbda2e35594","resolution":{"observed_at":"2026-08-11T04:16:11.260617Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.214311Z","title":"PICACHU: Plug-in CGRA handling up- coming nonlinear operations in LLMs","venue":null,"work_id":"76954814-f056-457b-8707-8f5192dd8fb6","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.383026Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:e394638df901cfbc5d784f6b3ef11df6f0a9f833fca150187db8baa67351ed85","observation_id":"148ee796-d120-43c8-ae83-eabf1418eba7","resolution":{"observed_at":"2026-08-11T04:16:11.226930Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.174665Z","title":"Compute caches","venue":null,"work_id":"cf3b7f6b-ddbc-41e0-9a60-803485708017","year":2017},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.388870Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:bc2820e313eb072d099762bec4f3d6da674ef91cda1fc4c836c5ecf61ec598e0","observation_id":"2dcba919-e7ba-4e00-ac9b-bc166feea0b4","resolution":{"observed_at":"2026-08-11T04:16:11.186723Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.142350Z","title":"The MIT Alewife machine: Architecture and perfor- mance","venue":null,"work_id":"baa57ee1-c17e-4ae6-9d2c-6e255afa5147","year":1995},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.395110Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:4c242358c91109d43bd00280ee99b5b2e9577354ffd96407b7d3af651b496d58","observation_id":"de764f75-bc51-4978-b8a6-8e932247c4f1","resolution":{"observed_at":"2026-08-11T04:16:11.155533Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.103562Z","title":"Graph prefetch- ing using data structure knowledge","venue":null,"work_id":"66d9a01a-4c6d-49f0-97b9-7d9ba94ad4bc","year":2016},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.402717Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:af53b889e34838b7cb2283364ec8a86aa9393811c6ffbcb525cca4ae7fc33e6d","observation_id":"9bf8063b-3a3a-44ae-ac26-6f5c30f049a5","resolution":{"observed_at":"2026-08-11T04:16:11.112239Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.067706Z","title":"An event- triggered programmable prefetcher for irregular work- loads","venue":null,"work_id":"24af6bb3-497d-4cda-a505-efcba56d42f2","year":2018},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.409565Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:e791e2129687d95241f29916843dc98ca22f9663b2c8eeda2cbb48766d0bc860","observation_id":"c790e98a-a061-4c3d-90f8-6df26e39cf62","resolution":{"observed_at":"2026-08-11T04:16:11.081169Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.417612Z","title":"HEAT: NPU-NDP heterogeneous archi- tecture for transformer-empowered graph neural net- works","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.417612Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:7e771afb1a6a4d958963257d9dd50bb36827fef458ec8d7e049993c484e61fca","observation_id":"10aa8736-a0d6-4747-b215-6501cf7762f3","resolution":{"observed_at":"2026-08-11T04:15:59.417612Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.439585Z","title":"Pimba: A processing-in-memory acceleration for post-transformer large language model serving","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.439585Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:76732265e4e2f5a937c0654e4acb261a6f6d2afd266778ed161a85fb879ee8ee","observation_id":"42b1206c-b910-4b5c-bfbb-7da3a437209e","resolution":{"observed_at":"2026-08-11T04:15:59.439585Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:09.324448Z","title":"StreamPIM: Streaming matrix computation in racetrack memory","venue":null,"work_id":"4113457c-bddd-4bf8-b723-a1ff0d46bae0","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.446134Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:85cd096eb0a071816d104a0419922a87f9b07264dcb5867ffb5621f74c97ef4d","observation_id":"2b9face7-a5a5-4736-9b07-2f62a778611b","resolution":{"observed_at":"2026-08-11T04:16:09.333164Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:08.511037Z","title":"MoCA: Memory-centric, adaptive execution for multi-tenant deep neural networks","venue":null,"work_id":"f4ab15a4-9906-4427-a701-931a6e8ba04a","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.453550Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:917e2874b566418573d9d2f9cdb922f2205628b61068d3f38e429e82f444ad2a","observation_id":"4be6399d-0b0e-475d-ba42-65dc719f619a","resolution":{"observed_at":"2026-08-11T04:16:08.517067Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:07.941971Z","title":"Abellán, Ajay Joshi, David Kaeli, and John Kim","venue":null,"work_id":"90e0ce47-9708-4361-8daf-c69bc1977cd3","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.467104Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:7e2b5328eac62e0874b6863fb9a7dc070fad0e79b509447d192a4015c93fca29","observation_id":"3b15cf11-5743-4171-aa11-d9f63572c77e","resolution":{"observed_at":"2026-08-11T04:16:07.949970Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.479472Z","title":"Be- yond page migration: Enhancing tiered memory per- formance via integrated last-level cache management and page migration","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.479472Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:c41d4af3a437c3f3f56e3f836beee09c314d882ee50c013505ae0bed087a3ded","observation_id":"bd6aa004-902a-4545-854f-4e076c9ce429","resolution":{"observed_at":"2026-08-11T04:15:59.479472Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.484515Z","title":"Re- architecting end-host networking with CXL: Coher- ence, memory, and offloading","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.484515Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:0af3e7e4b1a21c04399d978e049293334e499a74bd2b5dab38a5038dcbe1c721","observation_id":"9d9f296b-1af1-4a6b-b0c7-d8f4ec3911d4","resolution":{"observed_at":"2026-08-11T04:15:59.484515Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:06.819773Z","title":"Systematic CXL memory characterization and performance analysis at scale","venue":null,"work_id":"ba476e98-eebb-4fdd-acf3-f1319a26aeac","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.489746Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:ac3486a95a9f9fd60b79bffae22ba602e72839c9b4111758d9372c93800b54d6","observation_id":"72e90201-e341-4b85-97ce-75388d912fa0","resolution":{"observed_at":"2026-08-11T04:16:06.825089Z","resolver_source":"arxiv_id_nonexistent","status":"malformed_identifier"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"arxiv_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:06.011001Z","title":"M5: Mastering page migration and memory management for CXL-based tiered memory systems","venue":null,"work_id":"54c371dd-f9e3-43fd-8d4b-a0e53f79bf5a","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.495369Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:7d2e2462601be4ec5cda7f7e8cf869f4f5999d399b5c4398d3da2800310c5d31","observation_id":"b2a7d709-2a89-4a3f-9fe0-22d33e5a8eb0","resolution":{"observed_at":"2026-08-11T04:16:06.018242Z","resolver_source":"arxiv_id_nonexistent","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.040624Z","title":"Williams, Yashas Lokesh, and Praveen Ravi","venue":null,"work_id":"2e4a2e14-9d0c-4248-869d-432ca0373b6d","year":2021},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.500470Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:939a8819e3fc1991e4cfd7a9fbde3e58fe825ca6a85b3947213b8757d5b631d3","observation_id":"22d46bc0-891d-4f48-bf00-59411c7e8e09","resolution":{"observed_at":"2026-08-11T04:16:11.050746Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.004845Z","title":"JaxMARL: Multi-agent rl environments and algorithms in JAX","venue":null,"work_id":"8fef89a5-548f-4193-9eac-f2f71f4ab87b","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.505548Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:15c1cdbd0aff1e23ec02a535346d168730d66223502d2841ba01f02bfe0f3239","observation_id":"3e7bcf0e-b060-43ad-af09-089206b9a367","resolution":{"observed_at":"2026-08-11T04:16:11.013910Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.965798Z","title":"Learning to communicate with deep multi-agent reinforcement learning","venue":null,"work_id":"aade5bbd-f1d7-4260-a92d-196ac3da41fb","year":2016},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.511419Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:9c2de6e705ad63991d956889ace73483613763cdd28f58e4b6217b04fb9f5cb0","observation_id":"e39f56ae-5dbc-41a4-a767-47cf97458843","resolution":{"observed_at":"2026-08-11T04:16:10.978389Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.940105Z","title":"Model-free opponent shaping","venue":null,"work_id":"5bbbe1d8-db28-4c04-9cda-2466a063276b","year":2022},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.517386Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:9aab93d8ee7f2ea7e9ea4d79bd8c2609bf7da6c34e4fbdffd264744c08bb8955","observation_id":"9f40bafa-c1ee-45ce-b8ca-593379b1c987","resolution":{"observed_at":"2026-08-11T04:16:10.947887Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.65109/hgwa8807","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.804024Z","title":"Learning with opponent-learning awareness","venue":null,"work_id":"01080a08-53f8-431d-8aa9-910c147ec332","year":2018},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.522577Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:58fd29e2125d905ed6c1d6a48b57f768a5ae74cc60fe275460bc3a4252b404ad","observation_id":"1b794590-e3fb-431a-a441-75ea3c1b6946","resolution":{"observed_at":"2026-08-11T04:15:59.812071Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.913259Z","title":"Reevaluating Amdahl’s law","venue":null,"work_id":"c85b160d-9c26-4d8c-9703-39889ce9f659","year":1988},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.527470Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:c5c6bf107a0e27d7f72edb4fcab523d509376baf2ffa434dc69c5a898b8b8366","observation_id":"09a0cc6a-0d6f-48db-b45e-7aaf63cc3dde","resolution":{"observed_at":"2026-08-11T04:16:10.921765Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.889277Z","title":"NVIDIA tesla: A unified graphics and computing architecture","venue":null,"work_id":"f2fc5f7b-d0e8-4c29-8f81-437b5c361c1f","year":2008},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.533212Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:a92edc528c4a391af15e739dcb5c0f0cb255305129c158fda110f3fd9d4e5caf","observation_id":"1b917797-3023-4341-97ac-c98481d23bcf","resolution":{"observed_at":"2026-08-11T04:16:10.895806Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.870805Z","title":"Some computer organizations and their effectiveness","venue":null,"work_id":"f377b128-fd84-4cb3-a190-414deabd6b48","year":2009},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.541764Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:17165f75c258640b418c5cfdadc6c95035aa2b976614f14cb278b1ccf85e6eaa","observation_id":"71bcbc00-49e3-4554-9f76-b56d5a570d43","resolution":{"observed_at":"2026-08-11T04:16:10.876787Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.839384Z","title":"Cerebras architecture deep dive: First look inside the hardware/software co-design for deep learn- ing","venue":null,"work_id":"8244e3b9-3b02-497a-baca-0cf6e2564b96","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.547963Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:e26d217c8ac187abaf0b5fc37ecb3f3af392032ef71e2f37a13e8d2720931543","observation_id":"694e09f1-889f-4c69-97ac-583a148517cd","resolution":{"observed_at":"2026-08-11T04:16:10.848435Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.795155Z","title":"PCI express and advanced switching: Evolutionary path to building next generation interconnects","venue":null,"work_id":"94d495a3-0e2c-43a7-9ddc-a0b82cd547a0","year":2003},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":57,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.557233Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:e13342af1b8f6628579ab3114d07739ced95f7af27db75b28a37dcbe6610252b","observation_id":"93461489-7f90-4795-bb2b-0300320578a3","resolution":{"observed_at":"2026-08-11T04:16:10.806967Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.746851Z","title":"Universal chiplet interconnect ex- press (UCIe): An open industry standard for innova- tions with chiplets at package level","venue":null,"work_id":"8c0f4359-c1f7-418c-8f95-9e2c3411881b","year":2022},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":58,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.563080Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:d6453ab61f2d4f300450d459dfee206b9bfa1e09985013b2a69473d596bf0ead","observation_id":"378906cb-44f3-4f12-86d2-69f52a2a6047","resolution":{"observed_at":"2026-08-11T04:16:10.754139Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.719752Z","title":"NVIDIA Hopper H100 GPU: Scaling performance","venue":null,"work_id":"3388a809-4436-4f28-acf0-e196b879e037","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":59,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.568629Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:ca58830e6cce8b58d444b27e7e6110a20c9413e20ac04aa94e141ff49c7dd7d7","observation_id":"98cc7364-f572-47ef-b0f6-182193d35ac0","resolution":{"observed_at":"2026-08-11T04:16:10.728259Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.696118Z","title":"Princi- ples and practices of interconnection networks","venue":null,"work_id":"e680795d-9802-4b9c-a0ca-7ca0184938ed","year":2004},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":60,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.576609Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:3bcac28034f20ad72e70973af2e371cb14ea868b06d38267dba41ca3844bc732","observation_id":"3d527ac9-985d-4bbf-877c-facc59119c0d","resolution":{"observed_at":"2026-08-11T04:16:10.703085Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.668299Z","title":"K-means cluster- ing algorithms: A comprehensive review, variants anal- ysis, and advances in the era of big data","venue":null,"work_id":"109a7dbc-eaca-4657-a21a-af483b718936","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":61,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.582423Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:a130e4f3df4c5f3e8e34a069f4f6d299ea1f9716b83814c01c45556fc0b2344a","observation_id":"6ff00e99-8712-46ec-9d87-a695a88c4d1b","resolution":{"observed_at":"2026-08-11T04:16:10.676228Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.641468Z","title":"More recent advances in (Hyper)Graph partitioning","venue":null,"work_id":"ad2bde33-7dc0-40a8-afd5-7d7604255d62","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":62,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.587964Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:0a284cb2a17f173cbd7e01d8cc589ac115d686f6aa60e3513413c67dc9df905a","observation_id":"af9e9511-2a44-40cb-ab16-783eab5ba03a","resolution":{"observed_at":"2026-08-11T04:16:10.647701Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.608304Z","title":"Emergence of grounded compositional language in multi-agent pop- ulations","venue":null,"work_id":"cefe6c99-ec0e-48b8-a755-aef6c92e4fb7","year":2017},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":63,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.593822Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:4203bfe1b22e0e0ead268208cd4c9da40ec98385511bf2984c0749cf9c8a466e","observation_id":"3d0093d0-f195-494d-8aa8-a4880ed5c399","resolution":{"observed_at":"2026-08-11T04:16:10.615718Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.583969Z","title":"FACMAC: Factored multi- agent centralised policy gradients","venue":null,"work_id":"de57aab5-5e4a-4774-aa7d-b2876a492cfc","year":2021},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":64,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.600306Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:ec223d01397092cb7dccf08b87097ee77940767e144a0a157438257e70962ef0","observation_id":"b9a73ca8-e096-4e57-ad9d-27fe772f2c6c","resolution":{"observed_at":"2026-08-11T04:16:10.591363Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.559844Z","title":"ReSA: Reconfig- urable systolic array for multiple tiny dnn tensors","venue":null,"work_id":"9a7c6237-0d7b-4a0d-a69a-d4cd4c39cd2f","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":65,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.605764Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:d63ea991571c28cb82c40bfcf953393a1706978471a2987d87a58ac5c7f20175","observation_id":"093d6095-ce94-4da7-a0e0-e5459b62b6f9","resolution":{"observed_at":"2026-08-11T04:16:10.566023Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.522536Z","title":"DeepSeek-R1 incentivizes reasoning in LLMs through reinforcement learning","venue":null,"work_id":"0d7f3d83-463c-4bfa-9464-045a0ba619ce","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":66,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.612483Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:3cecd9644e778991bc7ddc5ef2d4ae2c1a60ba892c515b7a2b2911253a755198","observation_id":"e4c873ae-fb6f-45b4-a24c-2bbd5766beb5","resolution":{"observed_at":"2026-08-11T04:16:10.536426Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.501363Z","title":"PEARL: FPGA-based reinforcement learning acceler- ation with pipelined parallel environments","venue":null,"work_id":"a8305e95-34f3-45c8-8ef0-ee7da4a3c3b6","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":67,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.617976Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:1362b2bf7f436d2f9019f41b12c487d5284e8f73c99249311962ca22f1a605fd","observation_id":"4b4df0aa-ae45-4ebc-a07a-26f2416474a9","resolution":{"observed_at":"2026-08-11T04:16:10.507957Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.478117Z","title":"ActiveN: a scalable and flexibly- programmable event-driven neuromorphic processor","venue":null,"work_id":"168a4290-cd2e-42f2-895f-8cb7bc76f744","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":68,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.625177Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:cf96c807eb2603cfa6addec7fdf7092dd703a0cf1c66dfd207c1f34ddc5449c4","observation_id":"49bf3fe7-b876-4a67-8b34-a88cc33f9e7b","resolution":{"observed_at":"2026-08-11T04:16:10.484574Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2507.12935","last_updated":"2025-07-17T09:20:51Z","snapshot_observed_at":"2026-08-10T05:04:05.465667Z","submitted_at":"2025-07-17T09:20:51Z","title":"MC$^2$A: Enabling Algorithm-Hardware Co-Design for Efficient Markov Chain Monte Carlo Acceleration","version":1},"cited_work":{"arxiv_id":"2507.12935","doi":null,"metadata_source":"pith","pith_arxiv_id":"2507.12935","snapshot_observed_at":"2026-08-11T04:16:02.869014Z","title":"MC$^2$A: Enabling Algorithm-Hardware Co-Design for Efficient Markov Chain Monte Carlo Acceleration","venue":"cs.LG","work_id":"50edd0e8-6775-4404-aa44-b72193d1df02","year":2025},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":69,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.630119Z"},"links":{"cited_paper":"/paper/2507.12935","citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:5bc09b7ac0a76eb488939db89c99dcf668453aa57e1f1a854d2d29f1b065c131","observation_id":"290cda98-3282-44ce-8236-f3e77c5516df","resolution":{"observed_at":"2026-08-11T04:16:02.879983Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.457565Z","title":"Dalorex: A data-local program execution and architecture for memory-bound appli- cations","venue":null,"work_id":"19ba2252-e834-4b33-9f06-1c76c005f195","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":70,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.639250Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:05d9bc9c25297fc2f1221bc3916c8d78777deedbe953b7fc890648fc759ee000","observation_id":"47a27c54-1422-44b4-aa6f-d087e63e7aed","resolution":{"observed_at":"2026-08-11T04:16:10.463691Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.434486Z","title":"A multi-scale layer-resolved spiking net- work model of resting-state dynamics in macaque vi- sual cortical areas","venue":null,"work_id":"c93933fa-7d49-416c-bacb-b21bd9d5ebfe","year":2018},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":71,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.647821Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:37840d28a093c315363a9f579baf986de27e4046b4cff8815e5a94bb0c3dca6c","observation_id":"f84c24d7-5bdd-4f5e-a34a-2727a15f55dd","resolution":{"observed_at":"2026-08-11T04:16:10.442511Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.408604Z","title":"The PageRank citation ranking: Bring- ing order to the web","venue":null,"work_id":"3b64cba9-e8d9-4dd4-8344-48990f913058","year":1999},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":72,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.656674Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:9f280f3e2feb08bbdae8ef2d84ac29a2edfe678e1700b84b1b2a25e267098dd4","observation_id":"59821a36-46dd-42fd-984c-01600be680a2","resolution":{"observed_at":"2026-08-11T04:16:10.418071Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.381092Z","title":"Introducing the graph 500","venue":null,"work_id":"96f8af2f-1591-48c4-b66a-9fb23a2045a5","year":2010},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":73,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.663241Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:a1b2610b97bba2d4820b411fcb7236870aa911116bbff032f37862335069ccba","observation_id":"50df51c5-2bb2-42d2-af52-6a6769a54341","resolution":{"observed_at":"2026-08-11T04:16:10.388644Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.351588Z","title":"Statistical ro- bustness of markov chain monte carlo accelerators","venue":null,"work_id":"0a5d0b4b-9174-4374-9c19-fedf02e6c4d3","year":2021},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":74,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.670668Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:93aa180d45ebecc653ebd8fbf26fdc8cd25a4e03727093b330bff20ae892ca3c","observation_id":"517115fc-c448-4def-a21b-15a11de318d6","resolution":{"observed_at":"2026-08-11T04:16:10.363752Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.320176Z","title":"AIA: A 16nm multicore SoC for approximate inference acceleration exploiting non- normalized knuth-yao sampling and inter-core regis- ter sharing","venue":null,"work_id":"93d53943-6923-426b-a0d5-c7423efafd37","year":2024},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":75,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.677778Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:b2e641920d34aabe68707ca42d63b9aacf19d8a06ca465d02e0bb16d1fe8f5ab","observation_id":"7f379c3a-190e-4da1-98bb-9cbd1b01acab","resolution":{"observed_at":"2026-08-11T04:16:10.330926Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.277555Z","title":"A 3mm2 programmable bayesian in- ference accelerator for unsupervised machine percep- tion using parallel gibbs sampling in 16nm","venue":null,"work_id":"eef14bb2-5422-4aed-b26e-8ebddc202f66","year":2020},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":76,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.686406Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:1486aee5e669aecdcd989f51aa1a1e28294033951e406ea43f40318ef22a297a","observation_id":"b0ba18f4-7c97-4ad9-8352-365c07199ddc","resolution":{"observed_at":"2026-08-11T04:16:10.289199Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.255549Z","title":"Mea- surement and analysis of online social networks","venue":null,"work_id":"631bd492-26c4-41f0-bc9a-1dac733a8e75","year":2007},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":77,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.692889Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:94e7b1860ce0069bd721958fc890445f70f6be17b82def61a0e1283521fc87e2","observation_id":"a1425cea-24c0-4cab-9568-a92cb7aa5445","resolution":{"observed_at":"2026-08-11T04:16:10.261479Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.206143Z","title":"Kronecker graphs: an approach to modeling networks","venue":null,"work_id":"adabc6e8-c101-47d0-9b05-33add9ef9f9c","year":2010},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":78,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.698687Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:9e60baa2627407973b593d476674436e8004df35c0ef154d8337151ff506f9b0","observation_id":"621f15cb-5989-44d4-baf0-0694fc3778f3","resolution":{"observed_at":"2026-08-11T04:16:10.216294Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.178941Z","title":"NeuroEngine: A hardware-based event- driven simulation system for advanced brain-inspired 19 computing","venue":null,"work_id":"5009fcd7-6137-4bac-9c1f-5959b23d3449","year":2021},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":79,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.707068Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:a6ce2ee294d71abf9888a8153b1f31a68081cf33589381eaaa97723a0ee9da06","observation_id":"7aae03ba-2e51-4583-bdba-92292284654c","resolution":{"observed_at":"2026-08-11T04:16:10.189191Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.144919Z","title":"XLA : Compiling Machine Learning for Peak Performance, 2020","venue":null,"work_id":"a967e0dd-c056-494f-a03d-76ed88c82808","year":2020},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":80,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.727653Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:74c4892d282186646e627b9f9303b3ada5d321133f3361dd31c0fdba1ee064de","observation_id":"125af82c-c31e-4fbf-84eb-290dec8ad0fc","resolution":{"observed_at":"2026-08-11T04:16:10.154568Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.116048Z","title":"A scalable processing-in- memory accelerator for parallel graph processing","venue":null,"work_id":"c4b286d5-293b-4684-8990-57a8ab9bfc7c","year":2015},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":81,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.737360Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:36058c47a862aacd0aaef8a6b049c189403bf16af2d224be201ed6456cdfc0e6","observation_id":"559cfe71-8c6c-424b-b755-92d376de6835","resolution":{"observed_at":"2026-08-11T04:16:10.122393Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.080546Z","title":"A full-system perspective on UPMEM performance","venue":null,"work_id":"d5da6a85-1f72-4335-a7ef-59e568155f7f","year":2023},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":82,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.745509Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:2e963dd3cc2215c61f813beffded22bb81c7f4e6d9b5eaf68851def17d8f11c2","observation_id":"9a2dc42d-9edf-45e9-a926-387331474305","resolution":{"observed_at":"2026-08-11T04:16:10.092309Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.054528Z","title":"Minnow: Lightweight offload engines for worklist management and worklist-directed prefetch- ing","venue":null,"work_id":"0f7b67fd-e382-4d25-ae5b-dd3b0070fd31","year":2018},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":83,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.753069Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:4b553ff7116395ceccc3c056fb7b64c751dd21bc4dff2665b2d7f1fc701d0749","observation_id":"10da0377-26e1-4018-9d53-c7a75ab305e8","resolution":{"observed_at":"2026-08-11T04:16:10.064281Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:10.021016Z","title":"GraphR: Accelerating graph processing us- ing ReRAM","venue":null,"work_id":"8e49044f-fff9-47f2-916b-c1b5e7f1fbe2","year":2018},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":84,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.758496Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:ce14c4308a54887d3debe1e9abd11e3b728e8ddcbbb531e31a8d0fc320427491","observation_id":"ea2a90de-2bb7-4f70-8fb8-9bb2664b4e12","resolution":{"observed_at":"2026-08-11T04:16:10.030886Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:09.990213Z","title":"ExTensor: An accelerator for sparse tensor algebra","venue":null,"work_id":"668811a0-57ee-4cf2-a81d-0ebd8e1da0a6","year":2019},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":85,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.763218Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:baffb20c4ff0f2e3b2846b2d49e8560f2c9f20658e2c5a1e7219a8f174860583","observation_id":"c8cf4c97-7dfd-4951-96b9-07a600328fd1","resolution":{"observed_at":"2026-08-11T04:16:09.998374Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.289665Z","title":"URL https: //doi.org/10.1145/1327452.1327492","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":782,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.289665Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:881ca7fefdaa3c336765c414306302c4f75b3595c3a42371cda7ae42ad474740","observation_id":"e385b58c-a2f4-41c0-a850-d67e0f175342","resolution":{"observed_at":"2026-08-11T04:15:59.289665Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:15:59.194169Z","title":"ISBN 9781450378956","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":1967,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.194169Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:cf24f6a30bd75d515fcf09fd2762895ae71f85048d591c2a02b9afee421669b6","observation_id":"de61b276-d08e-49fe-aed0-2a791e1d733a","resolution":{"observed_at":"2026-08-11T04:15:59.194169Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-11T04:16:11.515713Z","title":"ISBN 978-931971-92-8","venue":null,"work_id":"d5d53a49-4c7a-4c17-ad1a-c7ec4f2149f8","year":null},"citing_paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing","version":2},"reference_index":2012,"source":"pdf_text","source_observed_at":"2026-08-11T04:15:59.318230Z"},"links":{"citing_paper":"/paper/2608.04443"},"observation_digest":"sha256:1cb464fc38aae52217f2fbf444be9d561d172ba9c34bc6500533c136cc51f6e0","observation_id":"49ac8dcb-cc6c-4927-8f85-f4b99571cc63","resolution":{"observed_at":"2026-08-11T04:16:11.531519Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-13T06:32:02.005865+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.04443","last_updated":"2026-08-09T12:45:10Z","latest_version":2,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-13T19:20:58.215112Z","submitted_at":"2026-08-05T04:41:06Z","title":"MCHA: A Memory-Centric Hierarchical Architecture for Parallel-Sequential Computing"},"reference_resolution":{"displayed":84,"state_counts":{"malformed_identifier":1,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":13,"verified_exact":6,"verified_fuzzy":63},"total_outbound_references":84},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-13T06:32:02.005865+00:00","source":"crossref"},{"observed_at":"2026-08-13T06:31:53.387327+00:00","source":"retraction_watch"}],"thesis":"As of 13 August 2026, this Paper Citation Record lists 84 of 84 outbound references and 0 inbound Pith citation observations for arXiv:2608.04443."}