{"as_of":"2026-08-10T17:06:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:3ae924d8ee3f116f9979076365bc4c71301de98ce5c58ccbf9bdb4a0a5443b0e","coverage":[{"denominator":18,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":18,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-10T04:29:30.924912Z","state":"measured"},{"denominator":18,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":18,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-10T06:31:04.303077+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.06439/citation-record","integrity":"/paper/2608.06439/integrity","json":"/paper/2608.06439/citation-record.json","paper":"/paper/2608.06439"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:31.275048Z","title":"A comprehensive review of image line segment detection and description: Taxonomies, comparisons, and challenges,","venue":null,"work_id":"a62eb72c-5b0d-4f2a-a7f9-5cd61c3fec0d","year":2024},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.835642Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:0b0544965c8fca56c1be588cf14e6fae88737b9aff28baddff0ca7ba53d0b2d7","observation_id":"d1f0bd6b-b9ca-4e97-948b-5b52047194f8","resolution":{"observed_at":"2026-08-10T04:29:31.280244Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:30.841092Z","title":"LSD: A fast line segment detector with a false detection control,","venue":null,"work_id":null,"year":2010},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.841092Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:89c139460150d26b8bf77e6b1ef7421e92a139d94f080e61d052ae9fb662d249","observation_id":"03cd606e-e751-40a2-8b17-776d4f6fc42f","resolution":{"observed_at":"2026-08-10T04:29:30.841092Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:30.846108Z","title":"EDLines: A real-time line segment detector with a false detection control,","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.846108Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:b2823d39b61252a01a9a2c6f0db1f89fa3692ecc0ce7ce1437bed8caf035a90f","observation_id":"11e1daf9-d75e-468f-bf13-c9a28a123961","resolution":{"observed_at":"2026-08-10T04:29:30.846108Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:31.236995Z","title":"Em-lsd: A lightweight and efficient model for multi-scale line segment detection,","venue":null,"work_id":"e5e5988d-57fe-4df1-add5-a994296be6e5","year":2026},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.850971Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:224ee93bc83bfabbba6fe498c3b5f404604a81e42e611c2778b9948cdd8d1c15","observation_id":"84404ddd-b105-4607-aacb-fe875a0fc670","resolution":{"observed_at":"2026-08-10T04:29:31.242291Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2108.03144","last_updated":"2021-12-20T20:04:24Z","snapshot_observed_at":"2026-08-07T14:53:02.372627Z","submitted_at":"2021-08-06T14:33:57Z","title":"ELSED: Enhanced Line SEgment Drawing","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2108.03144","snapshot_observed_at":"2026-08-10T04:29:30.856038Z","title":"ELSED: Enhanced line segment drawing,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.856038Z"},"links":{"cited_paper":"/paper/2108.03144","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:a698f392ed056e14fab432bf8128916d5c18805be9bd37a336dd0577ee0cbeac","observation_id":"f9177d04-5060-49bc-a76c-547c15c1eb44","resolution":{"observed_at":"2026-08-10T04:29:30.856038Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"1905.03246","last_updated":"2021-05-04T21:36:28Z","snapshot_observed_at":"2026-08-06T06:47:09.240987Z","submitted_at":"2019-05-08T17:59:41Z","title":"End-to-End Wireframe Parsing","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1905.03246","snapshot_observed_at":"2026-08-10T04:29:30.861777Z","title":"End-to-end wireframe parsing,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.861777Z"},"links":{"cited_paper":"/paper/1905.03246","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:50077547a0a3f24da2bb5cff37b72380574a0a2b12e761a7ec911d28f267162f","observation_id":"30952b40-63f2-4854-bfe6-89436e5f1589","resolution":{"observed_at":"2026-08-10T04:29:30.861777Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2003.01663","last_updated":"2020-03-03T17:43:57Z","snapshot_observed_at":"2026-08-06T06:47:10.567444Z","submitted_at":"2020-03-03T17:43:57Z","title":"Holistically-Attracted Wireframe Parsing","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2003.01663","snapshot_observed_at":"2026-08-10T04:29:30.867227Z","title":"Holistically-attracted wireframe parsing,","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.867227Z"},"links":{"cited_paper":"/paper/2003.01663","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:bd4bbc2adfb1a7df0a461c01ce3cd6d331bba88e6dc59c1bb5ecfa9cb65fe9a3","observation_id":"9dabd112-9339-4af3-9389-9429bff333e2","resolution":{"observed_at":"2026-08-10T04:29:30.867227Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2101.01909","last_updated":"2021-04-30T17:34:55Z","snapshot_observed_at":"2026-08-02T16:33:11.662654Z","submitted_at":"2021-01-06T08:00:18Z","title":"Line Segment Detection Using Transformers without Edges","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2101.01909","snapshot_observed_at":"2026-08-10T04:29:30.872152Z","title":"Line segment detection using transformers without edges,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.872152Z"},"links":{"cited_paper":"/paper/2101.01909","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:573e8f162f92d8975012ae67c32814020567f8613d600973442026c3c5d92fd0","observation_id":"c897efe4-eaef-4e37-b5a4-0b0d797669fa","resolution":{"observed_at":"2026-08-10T04:29:30.872152Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2011.03174","last_updated":"2020-11-06T03:30:17Z","snapshot_observed_at":"2026-08-03T07:38:31.421504Z","submitted_at":"2020-11-06T03:30:17Z","title":"ULSD: Unified Line Segment Detection across Pinhole, Fisheye, and Spherical Cameras","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2011.03174","snapshot_observed_at":"2026-08-10T04:29:30.877538Z","title":"ULSD: Unified line segment detection across pinhole, fisheye, and spherical cameras,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.877538Z"},"links":{"cited_paper":"/paper/2011.03174","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:0bc27128fc7c04a9344fb6d251bbcd6c34b4f501223c09a1dfc5a8780fd3e007","observation_id":"44714b44-57b0-44a9-b89b-45cde7e01bb0","resolution":{"observed_at":"2026-08-10T04:29:30.877538Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2106.00186","last_updated":"2022-04-26T04:43:45Z","snapshot_observed_at":"2026-08-01T09:53:56.455931Z","submitted_at":"2021-06-01T02:28:08Z","title":"Towards Light-weight and Real-time Line Segment Detection","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2106.00186","snapshot_observed_at":"2026-08-10T04:29:30.883404Z","title":"Towards light-weight and real-time line segment detection,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.883404Z"},"links":{"cited_paper":"/paper/2106.00186","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:60afed00d83e9e242e1560896c032de14f991d4932039065c072b871f1e0bc6c","observation_id":"06b39b97-c77c-49e8-9108-286a04d87685","resolution":{"observed_at":"2026-08-10T04:29:30.883404Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2209.04642","last_updated":"2022-09-10T11:46:21Z","snapshot_observed_at":"2026-08-05T02:35:45.042478Z","submitted_at":"2022-09-10T11:46:21Z","title":"LSDNet: Trainable Modification of LSD Algorithm for Real-Time Line Segment Detection","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2209.04642","snapshot_observed_at":"2026-08-10T04:29:30.888801Z","title":"LSDNet: Trainable modifi- cation of LSD algorithm for real-time line segment detection,","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.888801Z"},"links":{"cited_paper":"/paper/2209.04642","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:3cbe61922476a9ec5a6891cc7b884bf28a4b5af1e9b6bdb225e1e5e76e78df0b","observation_id":"933134be-7932-40ef-8ea0-c44a0f1bea79","resolution":{"observed_at":"2026-08-10T04:29:30.888801Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:30.893716Z","title":"Em-lsd: A lightweight and efficient model for multi-scale line segment detection,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.893716Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:6606124284df0da5ff83058503809fca73e0a2a04a59b9cf08a2f7f08dd59af0","observation_id":"e194624f-7845-4da7-9c07-b2383a5f5283","resolution":{"observed_at":"2026-08-10T04:29:30.893716Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2607.06600","last_updated":"2026-07-07T00:04:50Z","snapshot_observed_at":"2026-08-06T09:24:15.964859Z","submitted_at":"2026-07-07T00:04:50Z","title":"MiLSD: A Micro Line-Segment Detector for Resource-Constrained Devices","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2607.06600","snapshot_observed_at":"2026-08-10T04:29:30.899239Z","title":"MiLSD: A micro line-segment detector for resource-constrained devices,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.899239Z"},"links":{"cited_paper":"/paper/2607.06600","citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:dbd359a15899340c15e41762431aabd4e1b8a56bce0dd66bf4594d3fdffa6d93","observation_id":"64012c9a-e2e1-4657-aff4-c8103d4659b1","resolution":{"observed_at":"2026-08-10T04:29:30.899239Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:31.201741Z","title":"Design of an ASIC for straight line detection in an image,","venue":null,"work_id":"8403c13a-5d1f-4fd5-9262-654e6e0f34e6","year":2000},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.905163Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:181308558b676d7f65809303a8b0a1367fe6db646e62263ae44e91524b7b2371","observation_id":"9e4a86e5-9bff-41ff-a3c6-b02caee86dde","resolution":{"observed_at":"2026-08-10T04:29:31.207945Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:31.184865Z","title":"Memory efficient ASIC implemen- tation of line hough transform,","venue":null,"work_id":"85df8616-2db0-48d0-af68-aedab7016ed6","year":2018},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.910420Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:fef83de416680d012179a1fc4d98db57182bdb88f4b366e442dd8c8216973a2d","observation_id":"90a32734-5bd8-41c1-b128-5f3eba5a49f1","resolution":{"observed_at":"2026-08-10T04:29:31.190378Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:31.167040Z","title":"A fast line segment detector using approximate computing,","venue":null,"work_id":"d8329b5c-6cca-46cf-8e5f-bb60a1064ee7","year":2021},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.915612Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:fdab984f858118e435c0fe5ea5a8ed9cd9b73266691c225a418b3794240314d8","observation_id":"ee5c3feb-6e41-4b53-8c9c-41d030af3cbb","resolution":{"observed_at":"2026-08-10T04:29:31.173138Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:31.128297Z","title":"Efficient edge-based methods for estimating manhattan frames in urban imagery,","venue":null,"work_id":"7cbf96a1-fc4b-425e-ae79-4b254f05891d","year":2008},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.920178Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:d1f930c7232b16cf7dec671bc2a75702141451bbe495fb68cfb80ecb02f500c5","observation_id":"4509b143-e11f-45c7-84a5-024e1d2a4e24","resolution":{"observed_at":"2026-08-10T04:29:31.133611Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-10T04:29:31.109145Z","title":"TESTIMAGES: A large data set for edge detection and image segmentation,","venue":null,"work_id":"00872960-4f84-4232-8b56-aad2d3c4983c","year":2014},"citing_paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-10T04:29:30.924912Z"},"links":{"citing_paper":"/paper/2608.06439"},"observation_digest":"sha256:55a9d06b85df1a064914db295f13ba2e3b897b8ed6b47ed402c1db3de56d9019","observation_id":"3ccc6226-e03f-42c4-b1ef-67cfe2300f1f","resolution":{"observed_at":"2026-08-10T04:29:31.116534Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-10T06:31:04.303077+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.06439","last_updated":"2026-08-06T09:27:48Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-10T16:09:56.880424Z","submitted_at":"2026-08-06T09:27:48Z","title":"A Low-Latency ASIC Architecture for Real-Time Line Segment Detection"},"reference_resolution":{"displayed":18,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":11,"verified_exact":0,"verified_fuzzy":7},"total_outbound_references":18},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-10T06:31:04.303077+00:00","source":"crossref"},{"observed_at":"2026-08-10T06:30:57.382061+00:00","source":"retraction_watch"}],"thesis":"As of 10 August 2026, this Paper Citation Record lists 18 of 18 outbound references and 0 inbound Pith citation observations for arXiv:2608.06439."}