{"as_of":"2026-08-23T07:07:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:a555d29a3a7579205debc39ef39675d241bfa7abe8168e0fba7000a07da1d457","coverage":[{"denominator":56,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":56,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T04:15:09.484768Z","state":"measured"},{"denominator":56,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":56,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-23T06:30:58.430688+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.10116/citation-record","integrity":"/paper/2608.10116/integrity","json":"/paper/2608.10116/citation-record.json","paper":"/paper/2608.10116"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:10.332321Z","title":"MIDI Tutorial,","venue":null,"work_id":"e8797251-19fc-49d2-b9ef-6f4ecf7e1e0b","year":2026},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.208386Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:d73b33a0d358539c945cb5f011eb38ce79e5b1adb47473182e8d58a91560ed4c","observation_id":"72f0f531-5f98-46b7-8430-c3466a067213","resolution":{"observed_at":"2026-08-14T04:15:10.337000Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:10.317378Z","title":"A Technical Tutorial on Digital Signal Synthesis,","venue":null,"work_id":"cdf1b677-952a-49b7-bd06-4b677dc5f08a","year":1999},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.214030Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:e29c17b516a9c4d360ad8cda8061b58a6e7b172619f4531fe6b4f2d6f4e34b2b","observation_id":"78271887-8a37-4b3b-9007-ca76152195c2","resolution":{"observed_at":"2026-08-14T04:15:10.322322Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.219223Z","title":"Analysis of Single-Chip Hardware Support for Mobile and Embedded Applications,","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.219223Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:dd00ed3cf2791b0f5566d89e111693ca3392cb5c7b5717ac77baff640a010100","observation_id":"896990a6-6502-49b6-80f2-fffc02d98807","resolution":{"observed_at":"2026-08-14T04:15:09.219223Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.224557Z","title":"Analysis of Computation Models and Application Characteristics Suitable for Reconfigurable FPGAs","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.224557Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:c7ad26533cbb61535a5d028d53f99f325728fd3a6f265047e2d2122141aad603","observation_id":"475712f7-181b-4dc2-b70a-ec146ca48f2f","resolution":{"observed_at":"2026-08-14T04:15:09.224557Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.230179Z","title":"Optimized Hardware Accelerators for Data Mining Applications on Embedded Platform: Case Study Principal Component Analysis,","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.230179Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:40f5bf43c277ac12bb176977be8e743bbf820259ed769143b44def7d4bf9f7f5","observation_id":"da78f7f1-8a7d-4763-b732-01c7dab61678","resolution":{"observed_at":"2026-08-14T04:15:09.230179Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:10.270766Z","title":"Embedded Hardware Solution for Principal Component Analysis,","venue":null,"work_id":"bc8b75f2-77f7-4533-b42e-8d472b5b61ec","year":2011},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.235419Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:355cc53c2346a6d971658cf7d65759c980704184136f83a84d0e5430d84c2fa3","observation_id":"1ac09720-1dbd-4435-8fa7-a8e6ebf021c5","resolution":{"observed_at":"2026-08-14T04:15:10.275656Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.240643Z","title":"Hardware Acceleration for Similarity Computations of Feature Vectors,","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.240643Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:abb2ebd15ed551b3b1194dbbea87136b241cf6b6f6096291f831f79271935258","observation_id":"90524549-88f1-47ec-bed2-021d7d2fefdf","resolution":{"observed_at":"2026-08-14T04:15:09.240643Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:10.244386Z","title":"On-Chip Hardware Support for Similarity Measures,","venue":null,"work_id":"2a31f070-6c9e-4672-80b9-501a8dacdb0b","year":2007},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.244955Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:8f7f9b31e7d7febe9f1fb896764c34a6308e10bd7068485eaf6e39401941a8e4","observation_id":"6cfe9836-b576-418f-974d-c12b2e4d0a06","resolution":{"observed_at":"2026-08-14T04:15:10.250216Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:10.228365Z","title":"An Investigation of Chip-Level Hardware Support for Web Mining,","venue":null,"work_id":"00af50dc-1cef-4623-98db-ec6f3bfcf237","year":2007},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.250181Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:ea9d8987c72ca2e6eda70a260288306952aa6783508eeacd14216f3abf4edcbe","observation_id":"dff2f9d4-8a90-4dc9-b0d5-e4c344d34763","resolution":{"observed_at":"2026-08-14T04:15:10.233502Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.254992Z","title":"A Hardware Collective Intelligent Agent","venue":null,"work_id":null,"year":2013},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.254992Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:c81d926bd77ed88882cd411255bb53cd606897142b54702f1060afbeb8a58e35","observation_id":"e6b0ad64-c466-4d70-9a17-d6e42bdae03a","resolution":{"observed_at":"2026-08-14T04:15:09.254992Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.260489Z","title":"Optimizing Density-Based Ant Colony Stream Clustering Using FPGA-Based Hardware Accelerator","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.260489Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:70da8f71e3954d6ce238e9f78acbdbff9ec7267a2bc52920e6bad846b6300ced","observation_id":"27dd620c-118d-4074-bd9b-669c87c4a3d6","resolution":{"observed_at":"2026-08-14T04:15:09.260489Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.265559Z","title":"Chip-Level and Reconfigurable Hardware for Data Mining Applications,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.265559Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:06f17b222efd1bbac7bf97c871966f3f3ba3efa7f228cab06747186270ab881c","observation_id":"e4f1e0dd-efee-4102-8846-d48f72f2486b","resolution":{"observed_at":"2026-08-14T04:15:09.265559Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.270182Z","title":"Optimized Embedded and Reconfigurable Hardware Architectures and Techniques for Data Mining Applications on Mobile Devices","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.270182Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:5e21ddb8807243cf52c8cc6e91c060c5bd0adae7f8836ea49a20c9444b98958d","observation_id":"ad3592da-17c8-4f5b-96b5-f08f5a80dda9","resolution":{"observed_at":"2026-08-14T04:15:09.270182Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.274902Z","title":"Optimizing Density-Based Ant Colony Stream Clustering Using FPGAs","venue":null,"work_id":null,"year":2022},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.274902Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:11f6a9bf41ccb6e5f258559bc0ebc2b3ac9199f5c0368c73bc5eb4b8d081fa6d","observation_id":"594e87ab-bda8-4c33-a267-43f7bf5f9954","resolution":{"observed_at":"2026-08-14T04:15:09.274902Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.280121Z","title":"Efficient Embedded Architectures for Model Predictive Controller for Battery Cell Management in Electric Vehicles","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.280121Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:f73b0a7f175f02ae1f641358283ba46412dc59d14915a43c22f5824bd200c9c7","observation_id":"001bbe48-d5b5-4159-b615-3d489a3ed312","resolution":{"observed_at":"2026-08-14T04:15:09.280121Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.284792Z","title":"An Optimized FPGA-Based Hardware Accelerator for Physics- Based EKF for Battery Cell Management","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.284792Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:b784ebc1a1aeb378c2c333ea09c46bbdf98667b8db8645a4b9f84c61d3e61581","observation_id":"c37c135d-7cd4-4cc5-aa75-a00bb107b7bf","resolution":{"observed_at":"2026-08-14T04:15:09.284792Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.289317Z","title":"Towards Composing Efficient FPGA-Based Hardware Accelerators for Physics-Based Model Predictive Control Smart Sensor for HEV Battery Cell Management","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.289317Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:1159b177d2a146c7618289e73a5bb8e61ece5170f2fe9dd10337986d8a603f39","observation_id":"f6be7da9-eca0-4b39-a7fd-1b9b99bbe666","resolution":{"observed_at":"2026-08-14T04:15:09.289317Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:10.136221Z","title":"Composing Optimized Embedded Software Architectures for Physics-Based EKF-MPC Smart Sensor for Li-Ion Battery Cell Management","venue":null,"work_id":"48a6b3df-4ad9-4c96-ace7-e48358653d6b","year":2022},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.293964Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:100ffd85a5ad4c7a9c5c42ade3294cc2f85bcf58dbce40ae5eb5c1126ebd48b4","observation_id":"4939599a-4cde-4bf1-8027-cd21eba71f08","resolution":{"observed_at":"2026-08-14T04:15:10.141046Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.298434Z","title":"Optimized Embedded Architectures for Model Predictive Control Algorithms for Battery Cell Management Systems in Electric Vehicles","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.298434Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:83a21669d371aee76e86a310342fc2f923319729f18109bb5d40c48a29b1b6c1","observation_id":"4f7aca51-a8f9-4856-8865-4607a7afbadf","resolution":{"observed_at":"2026-08-14T04:15:09.298434Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.302790Z","title":"An FPGA-Based Linear Kalmann Filter for a Two-Phase Buck Converter Application","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.302790Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:c47e6986eeb1acc35243fd429761368a93cffe01654eaf1c03b655d20607c2bb","observation_id":"1784ef99-1584-4f35-a58c-2c825179afd9","resolution":{"observed_at":"2026-08-14T04:15:09.302790Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.307509Z","title":"Efficient FPGA-Based Reconfigurable Accelerators for SIMON Cryptographic Algorithm on Embedded Platforms","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.307509Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:c5abde59816f80096732f62b53acf6e6971284c289d2a6a68d180fbd2b12befb","observation_id":"373e3f74-da6a-4e26-a4a5-38e94f43dfea","resolution":{"observed_at":"2026-08-14T04:15:09.307509Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.312177Z","title":"Towards Dynamic and Partial Reconfigurable Hardware Architectures for Cryptographic Algorithms on Embedded Devices","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.312177Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:6f92363c01376bb0684caf89bb02869f62c92d4f8051ab480194d9b84aee97f3","observation_id":"125b896b-1773-44e8-b135-f9e6cb22c6c5","resolution":{"observed_at":"2026-08-14T04:15:09.312177Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.317315Z","title":"Dynamic Reconfigurable Architectures to Improve Performance and Scalability of Cryptosystems on Embedded Systems","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.317315Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:61fa9e8f379a4b1b5faa18318e4abfe46e43139a7d2f0ce55a6fe200aef9d17b","observation_id":"df5f8c62-f6a3-420f-b6d3-3a9e5533d7fe","resolution":{"observed_at":"2026-08-14T04:15:09.317315Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.322612Z","title":"An FPGA-Based Hardware Accelerator for K-Nearest Neighbor Classification for Machine Learning on Mobile Devices","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.322612Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:d08f67ca00d93905ea6abb7590e0ab85a66de0688864fd479d37924b3e62238c","observation_id":"00db5b4f-5af1-45a9-a58b-10bc8ba1ffcd","resolution":{"observed_at":"2026-08-14T04:15:09.322612Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.327231Z","title":"An Efficient FPGA-Based Hardware Accelerator for Convex Optimization- Based SVM Classifier for Machine Learning on Embedded Platforms","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.327231Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:e2df23d1921e85bfe5db7a80f8a22ea095555443575b7954bdabc930b856e69e","observation_id":"11a63639-3288-4443-9620-90fcd9429be5","resolution":{"observed_at":"2026-08-14T04:15:09.327231Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.332055Z","title":"A Systolic Array Architecture for SVM Classifier for Machine Learning on Embedded Devices","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.332055Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:3f1afd25e84de6edcb71d836ea89d3ba76c0ae3fa1ecc9eb46761510b6cdf2eb","observation_id":"014b0c5d-c7ce-4ec2-b111-b58580837055","resolution":{"observed_at":"2026-08-14T04:15:09.332055Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.337051Z","title":"FPGA-based Hardware Accelerator for Bottleneck Residual Blocks of MobileNetV2 Convolutional Neural Networks","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.337051Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:1c5d3d7f3ca6aabf4129302d581f43d21d7962d1831b2b1837c3a6013fd48fdc","observation_id":"60108da0-2861-4e62-bd06-0184979ea14f","resolution":{"observed_at":"2026-08-14T04:15:09.337051Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.342002Z","title":"An FPGA-Based Hardware Accelerator for K-Nearest Neighbor Classification for Machine Learning","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.342002Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:8fe59d4fc0dd514f770a9f2228804aae78d729bb235a0a02f16a6d647b6a3c15","observation_id":"43711147-bd41-4f6e-aeb5-2e64f91a87e0","resolution":{"observed_at":"2026-08-14T04:15:09.342002Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.347942Z","title":"Optimized Embedded Architectures and Techniques for Machine Learning Algorithms for On-Chip AI Acceleration","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.347942Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:bd1c7aed2d7efa303211b9bfed7fd4f9bb4443644f60f11949ae51f2fe219ac5","observation_id":"dad9f378-db28-4208-982f-42f081f6d91d","resolution":{"observed_at":"2026-08-14T04:15:09.347942Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.352602Z","title":"FPGA-Based Accelerators for Convolutional Neural Networks on Embedded Devices","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.352602Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:5ff1883ca5ffe3860824dbecaa0c1f53b01cadc84c9611a370f5650b6607fcbd","observation_id":"8b448b23-2f47-4e8b-b668-1dc2d4621224","resolution":{"observed_at":"2026-08-14T04:15:09.352602Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:10.006478Z","title":"An Efficient Hardware Accelerator for Binary Residual Neural Network Using FPGAs","venue":null,"work_id":"1f9eb72c-46f5-4594-aa8d-9822680f03bb","year":2026},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.357059Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:fd8e893f68e4ef64090e200ad250bf86cec3282af6abbc315a99fcc65848afae","observation_id":"5cad4b53-8c05-4d9a-9542-7e38ba5ca821","resolution":{"observed_at":"2026-08-14T04:15:10.011464Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.361501Z","title":"Intelligent Cognitive Radio Architecture Applying Machine Learning and Reconfigurability","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.361501Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:fc285a291acb62d53a36f1168a3659d2f30357d0b34d3ace08d0d9cc82e031e8","observation_id":"6fe91760-7e84-4252-abdc-f7028cded51b","resolution":{"observed_at":"2026-08-14T04:15:09.361501Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.367100Z","title":"High-Level Synthesis Based FPGA Accelerator for GPS Signal Image Feature Extraction","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.367100Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:98db2eb713fb77c693d341fca41faae46d47a7a39626cbeb8fa9a76dae13792c","observation_id":"2b7fc191-ca23-41b8-9e9c-4c16d25d83f5","resolution":{"observed_at":"2026-08-14T04:15:09.367100Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.372106Z","title":"Reconfigurable Architectures for Data Analytics on Next-Generation Edge-Computing Platforms","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.372106Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:1d504155a36bc6cd190e29e056c6464c84b36f92fbb6f10a4ec0cb67da2f3bd1","observation_id":"4c0e4c2f-8619-48cb-b4d0-91a44a60ba0f","resolution":{"observed_at":"2026-08-14T04:15:09.372106Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.971730Z","title":"Composing Efficient Computational Models for Real -Time Processing on Next-Generation Edge-Computing Platforms","venue":null,"work_id":"3a04574f-ebfa-4fa3-9136-6e49a7a6efc0","year":2024},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":35,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.377415Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:f81b5db95f9950329a58fd419a411004606f4ff35009ca5585dd863fb3d485ad","observation_id":"697f52c1-2f37-46a0-a5a8-396c6f97179f","resolution":{"observed_at":"2026-08-14T04:15:09.976813Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":"2025.36457","doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.653629Z","title":"High-Level Synthesis-Based FPGA Hardware Architecture for PCA+SVM for Real-Time Processing on Edge Computing Platforms","venue":null,"work_id":"294b8bf5-3790-484b-b5fc-5ec3ebf9d474","year":2025},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":36,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.383488Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:a0fa4bcc30c6fdfaecb7257005cb8112002ac6944f9fa094408a7c709b389cd0","observation_id":"c1dff044-a30a-4d28-8c51-cf95c21fd0d1","resolution":{"observed_at":"2026-08-14T04:15:09.663204Z","resolver_source":"raw_fallback","status":"metadata_mismatch"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.388615Z","title":"FPGA-Based Hardware Architecture for Sequence Alignment by Genetic Algorithm","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":37,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.388615Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:3325e5eb5d6c7429311cad406f5665ce699033aecc797cb220e3ae25bc8c053c","observation_id":"4f69dbb0-0b74-403f-8664-9cc71109da19","resolution":{"observed_at":"2026-08-14T04:15:09.388615Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.393880Z","title":"An FPGA-Based Hardware Accelerator for Sequence Alignment by Genetic Algorithm","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":38,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.393880Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:0c2fdbfa5ba1162c0317fd0c647c03f917b40b5ddade6ed2ebf13c1577c88689","observation_id":"1f627057-7f46-4d85-af24-19578855d4cd","resolution":{"observed_at":"2026-08-14T04:15:09.393880Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.399901Z","title":"Neuromorphic Sentiment Analysis Using Spiking Neural Networks","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":39,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.399901Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:686c223792f15ddbd61046d055eec3986aabf03f52834eca37deffea05fd3ae7","observation_id":"06ce42c5-0ff0-4755-bbd4-b83fe56c62ac","resolution":{"observed_at":"2026-08-14T04:15:09.399901Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2411.11575","last_updated":"2024-11-18T13:53:10Z","snapshot_observed_at":"2026-08-22T11:24:46.976824Z","submitted_at":"2024-11-18T13:53:10Z","title":"Analysis of Generalized Hebbian Learning Algorithm for Neuromorphic Hardware Using Spinnaker","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2411.11575","snapshot_observed_at":"2026-08-14T04:15:09.405180Z","title":"Analysis of Generalized Hebbian Learning Algorithm for Neuromorphic Hardware Using Spinnaker","venue":null,"work_id":null,"year":null},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":40,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.405180Z"},"links":{"cited_paper":"/paper/2411.11575","citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:b9154404f43fe460096c5e03307c7319d1672a5c778e8fda7a399e43d0ad47fe","observation_id":"8898a953-844e-4a56-aa99-6461f81010c7","resolution":{"observed_at":"2026-08-14T04:15:09.405180Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.410748Z","title":"High-Level Synthesis-Based FPGA Hardware Accelerator for Generalized Hebbian Learning Algorithm for Neuromorphic Computing","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":41,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.410748Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:ac3fa2a8006ca125ac78ad58c454eaff472408a1349c6e78d9f5b57e964e8a1e","observation_id":"d491a044-a23d-40da-9b3d-09467ca4d74e","resolution":{"observed_at":"2026-08-14T04:15:09.410748Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.927412Z","title":"A Fast and Scalable FPGA-Based Parallel Processing Architecture for K-Means Clustering for Big Data Analysis","venue":null,"work_id":"f3e35171-b9b8-4b8b-9542-e40a0ef00976","year":2017},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":42,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.416819Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:8a5acda582f76171d0dcab13a42066c587a27b4c59d0d07fde1c993b07ef72ee","observation_id":"3bd397ed-b42a-4491-9a3e-98153333bc82","resolution":{"observed_at":"2026-08-14T04:15:09.932566Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.421693Z","title":"Parallel Computation of Similarity Measures Using an FPGA-Based Processor Array,","venue":null,"work_id":null,"year":2008},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":43,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.421693Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:2faff5f1611319c69b98ceef7997842b167a52573f9e4227dc8098a563716205","observation_id":"7728c898-7afc-4761-b330-f9a20d5e3bfa","resolution":{"observed_at":"2026-08-14T04:15:09.421693Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.426715Z","title":"A Fast and Scalable Hardware Architecture for K-Means Clustering for Big Data Analysis","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":44,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.426715Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:f64ac43393b75515bd344bc19de425d2f2a94f921688646800288f7fd4e65156","observation_id":"26bcedb6-eea2-4ad5-be3c-228f3fdd6742","resolution":{"observed_at":"2026-08-14T04:15:09.426715Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.891112Z","title":"A Design Methodology for Mobile and Embedded Applications on FPGA-Based Dynamic Reconfigurable Hardware","venue":null,"work_id":"18bb2081-6877-4fb7-82a0-26278ab4bff8","year":2019},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":45,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.431531Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:a830566c9db504f37b9e30ec3b9e243555e6488ca21ce9260e4cc014e995f760","observation_id":"b11cc821-6324-45fa-bceb-60e9bdbe7432","resolution":{"observed_at":"2026-08-14T04:15:09.897054Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.875852Z","title":"Analysis of FPGA-Based Reconfiguration Methods for Mobile and Embedded Applications","venue":null,"work_id":"c7d9ce17-b1c3-4a55-8ba4-882d1e681f05","year":2015},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":46,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.436312Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:7f82998bd5f51ed59d1ce2365ede3c662dbc00529c86142d989121764c5347a3","observation_id":"53bacfe9-b8db-45c0-b243-1eafdaf28d8d","resolution":{"observed_at":"2026-08-14T04:15:09.880978Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.440968Z","title":"Discrepancy in Execution Time: Static Vs. Dynamic Reconfigurable Hardware","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":47,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.440968Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:6f0f1f5c4a6794916d0403a2844b997cad763396cf5aa99f3f9e723cccc35d2b","observation_id":"5638547e-8694-47b9-98bc-56409ab588e3","resolution":{"observed_at":"2026-08-14T04:15:09.440968Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.445908Z","title":"FPGA-Based Reconfigurable Hardware for Compute Intensive Data Mining Applications","venue":null,"work_id":null,"year":2011},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":48,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.445908Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:eaa04340e58d2c727d3ffb683dc52c6681860fc514c046e5a1000b7b6475edc8","observation_id":"285ba184-66c9-4a85-95f4-c26324d0ae89","resolution":{"observed_at":"2026-08-14T04:15:09.445908Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.451069Z","title":"Similarity Computation Using Reconfigurable Embedded Hardware,","venue":null,"work_id":null,"year":2009},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":49,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.451069Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:64e036eb65f98c2462989b260027eb09675d192a15f542164d87e7180f5fc710","observation_id":"22822109-8ed1-47f2-ac24-2a8658cca114","resolution":{"observed_at":"2026-08-14T04:15:09.451069Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.456781Z","title":"Dynamic Partial Reconfigurable Hardware Architecture for Principal Component Analysis on Mobile and Embedded Devices","venue":null,"work_id":null,"year":2017},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":50,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.456781Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:c79a6fced43688176900af910a0fa822f97f36e6cecae9316f607fbb503dd21e","observation_id":"76ed7741-fde7-4c7f-8f9c-563c511ec438","resolution":{"observed_at":"2026-08-14T04:15:09.456781Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.461699Z","title":"HDL Code Optimization: Impact on Hardware Implementations and CAD Tools","venue":null,"work_id":null,"year":2019},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":51,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.461699Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:10a3c4ca41d0c5f9b9eb3843298c56643896efec8f1f424d52c3eea9134b2def","observation_id":"47dbb549-428a-4ed6-af1c-e8d385db29fa","resolution":{"observed_at":"2026-08-14T04:15:09.461699Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.808979Z","title":"HDL Code Variation: Impact on FPGA Performance Metrics and CAD Tools","venue":null,"work_id":"aaa0e37e-66d8-48ee-a1cd-1d74cc79d04b","year":2024},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":52,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.466491Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:f4a0b06ec8658b404b3b6ea528dc221c8633debbda9c5496d1e2e624a6719225","observation_id":"e71be7a3-b164-468c-9e0c-fa23d3fa998e","resolution":{"observed_at":"2026-08-14T04:15:09.814074Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.470966Z","title":"Towards Composing Optimized Bi-Directional Multi-Ported Memories for Next-Generation FPGAs","venue":null,"work_id":null,"year":2020},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":53,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.470966Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:ac98a84babf8a360e352e4a0ec1ed86565bff0118729d4001b755d104f4db90b","observation_id":"4d918bff-df8a-4c91-b709-ae4f6c52040f","resolution":{"observed_at":"2026-08-14T04:15:09.470966Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.782639Z","title":"An Efficient Embedded Multi-Ported Memory Architecture for Next- Generation FPGAs","venue":null,"work_id":"ae84c8c0-24bd-4982-b631-ff62ece65146","year":2017},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":54,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.475507Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:ee6618f63b3543ba0e4d6c6f1bc28baaf58b9a5e4f018ff889c77ed4d9ef32ec","observation_id":"7d63e188-73ca-450e-a24b-9c96ed2fcf2c","resolution":{"observed_at":"2026-08-14T04:15:09.787767Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.766827Z","title":"An Efficient FPGA-Based Memory Architecture for Compute-Intensive Applications on Embedded Devices","venue":null,"work_id":"2786e24d-22b5-4b6b-b7ee-22704e61bbe4","year":2017},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":55,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.480126Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:d5c317a7d97733ed745a6d058a909c7c316a4df4b0a59eb36baec6a19b70bd18","observation_id":"cac12be6-5f43-41c3-8fa6-2be18715134d","resolution":{"observed_at":"2026-08-14T04:15:09.771737Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T04:15:09.750960Z","title":"Optimized Counter-Based Multi-Ported Memory Architectures for Next- Generation FPGAs","venue":null,"work_id":"6717589c-5c4d-46be-8db7-0625e7d07a8f","year":2018},"citing_paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs","version":1},"reference_index":56,"source":"pdf_text","source_observed_at":"2026-08-14T04:15:09.484768Z"},"links":{"citing_paper":"/paper/2608.10116"},"observation_digest":"sha256:2576be7f0e650e7547623641d3268c60357718715f218e1c8156c3df5b2b8017","observation_id":"90aa0f46-8db7-4e24-888d-bed626cdd9cd","resolution":{"observed_at":"2026-08-14T04:15:09.756313Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-23T06:30:58.430688+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.10116","last_updated":"2026-08-10T18:33:51Z","latest_version":1,"primary_category":"cs.AR","snapshot_observed_at":"2026-08-22T11:29:30.991323Z","submitted_at":"2026-08-10T18:33:51Z","title":"Monophonic Audio Synthesizer Using FPGAs"},"reference_resolution":{"displayed":56,"state_counts":{"malformed_identifier":0,"metadata_mismatch":1,"parse_uncertain":0,"unresolved":40,"verified_exact":0,"verified_fuzzy":15},"total_outbound_references":56},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-23T06:30:58.430688+00:00","source":"crossref"},{"observed_at":"2026-08-23T06:30:53.778098+00:00","source":"retraction_watch"}],"thesis":"As of 23 August 2026, this Paper Citation Record lists 56 of 56 outbound references and 0 inbound Pith citation observations for arXiv:2608.10116."}