{"as_of":"2026-08-19T16:42:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:60ed81b314097e4aabb95cc39eda20eb6b6560b550aac5d3ed1ea3683f14f40f","coverage":[{"denominator":34,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":34,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-16T04:40:02.837446Z","state":"measured"},{"denominator":34,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":34,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-19T06:32:44.657259+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.12687/citation-record","integrity":"/paper/2608.12687/integrity","json":"/paper/2608.12687/citation-record.json","paper":"/paper/2608.12687"},"outbound":[{"citation":{"cited_paper":{"arxiv_id":"1802.03426","last_updated":"2020-09-18T01:56:41Z","snapshot_observed_at":"2026-08-02T15:32:07.466568Z","submitted_at":"2018-02-09T19:39:33Z","title":"UMAP: Uniform Manifold Approximation and Projection for Dimension Reduction","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1802.03426","snapshot_observed_at":"2026-08-16T04:40:02.438476Z","title":"Umap: Uniform manifold approximation and projection for dimension reduction,","venue":null,"work_id":null,"year":2018},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.438476Z"},"links":{"cited_paper":"/paper/1802.03426","citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:cf86566075e12b092ae2b4a2e9c7ab1e17c350670724b7974be40b70805b25e0","observation_id":"f1295eb1-9ce1-4cd1-8e36-70739ae34ebf","resolution":{"observed_at":"2026-08-16T04:40:02.438476Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.600071Z","title":"ATOM: An automatic topology synthesis framework for operational amplifiers,","venue":null,"work_id":"3eee7825-0a78-46d9-8d87-46b82477cb27","year":2025},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.479340Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:1d07b9adfe7ac93f7d1584dfe9c662e03dcd8f00f0a85c7bd88897e6d52e6a4f","observation_id":"e86b7a74-aa9e-4100-b6a8-ad3927b626a6","resolution":{"observed_at":"2026-08-16T04:40:03.606807Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.581419Z","title":"CktGNN: Circuit graph neural network for electronic design automation,","venue":null,"work_id":"7d2464b4-39e8-4795-9f46-88e5ed421677","year":2023},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.484186Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:17f4d2b9b0344d1c82f9c402a11a38321da0de420c4e0147f81acf92bac01c77","observation_id":"a9375b81-f332-4af6-86f6-581844bf8cce","resolution":{"observed_at":"2026-08-16T04:40:03.586411Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.562295Z","title":"Topology optimization of operational amplifier in continuous space via graph embedding,","venue":null,"work_id":"ead9a33a-3d4a-4630-beab-f6db1f68bb9b","year":2022},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.489088Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:3773c265d179414f28c6967afcacd207942b855e19b350666dc3d40ade2d4825","observation_id":"c42b0887-5893-4074-8c33-22d941a27f51","resolution":{"observed_at":"2026-08-16T04:40:03.567290Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.541663Z","title":"AnalogGenie: A generative engine for automatic discovery of analog circuit topologies,","venue":null,"work_id":"eba2998d-4ec4-48a4-abb4-c5d45a5428a3","year":2025},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.496332Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:77db14035a88496b61d1c3cf5272d4d71a6af85bdab7ec3ec862d3d29a23a6b2","observation_id":"6021a8b8-e175-46bf-a447-51350f6d9544","resolution":{"observed_at":"2026-08-16T04:40:03.548198Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.524478Z","title":"Ckt2Vec: Efficient electrical encoding for analog circuit representations in vector space,","venue":null,"work_id":"660268a5-3ca6-4839-a084-7b0b01c9428d","year":2025},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.501372Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:c0d65e68caaac193f943799e0909686be727797d77e7d2618970cd2b2a2beea0","observation_id":"87971971-a94f-4275-afb9-a439e2cfc011","resolution":{"observed_at":"2026-08-16T04:40:03.530323Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.506133Z","title":"Deep kernel learning,","venue":null,"work_id":"56dd47cd-93a5-4dec-9e2b-d2ed00fe8a31","year":2016},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.507691Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:1d547da88d5606279d72431c6ae17b63b00d8879d890d7c66485195dfcbf3f23","observation_id":"1aac9f09-3ace-43af-affd-8295f3942858","resolution":{"observed_at":"2026-08-16T04:40:03.510879Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.488208Z","title":"Bayesian optimization approach for analog circuit synthesis using neural network,","venue":null,"work_id":"9834df57-2288-4916-9c19-d3de8e367dfb","year":2019},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.514228Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:ec9383d3dadffb0b5ed3ec7fe47f8ac9d49a45a0aece952c4cb68c390f0069a7","observation_id":"cac19272-44d5-44ca-97d5-c587fa1301ff","resolution":{"observed_at":"2026-08-16T04:40:03.494661Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.520707Z","title":"KATO: Knowledge alignment and transfer for transistor sizing of different design and technology,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.520707Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:502d352644b9ff234113d59aca4d36de320e51ecc906e1e43c7017c48d74fc08","observation_id":"83daeddb-fb16-400a-8b06-4cefc3f72e69","resolution":{"observed_at":"2026-08-16T04:40:02.520707Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":"10.1115/detc2018-85654","metadata_source":"doi_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.871770Z","title":"Reducing evaluation cost for circuit synthesis using active learning,","venue":null,"work_id":"c820e45b-4bac-4321-b4b7-c538b43d268e","year":2018},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.527004Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:e1d243289ba21990fd8fffe75c4ac1235deba47c140d92416805621a00f84825","observation_id":"24eb9725-af53-43c3-8ab0-730ee83ccd1e","resolution":{"observed_at":"2026-08-16T04:40:02.879209Z","resolver_source":"doi","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2603.24714","last_updated":"2026-07-30T02:05:30Z","snapshot_observed_at":"2026-08-13T13:56:56.036640Z","submitted_at":"2026-03-25T18:36:51Z","title":"Can an Actor-Critic Optimization Framework Improve Analog Design?","version":3},"cited_work":{"arxiv_id":"2603.24714","doi":null,"metadata_source":"pith","pith_arxiv_id":"2603.24714","snapshot_observed_at":"2026-08-16T04:40:03.127338Z","title":"Can an Actor-Critic Optimization Framework Improve Analog Design?","venue":"cs.LG","work_id":"b01efb27-7fa9-4a83-82aa-adcb0492b5c5","year":2026},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.532363Z"},"links":{"cited_paper":"/paper/2603.24714","citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:ba0aa4b0c37c324e7bab67337ca6890ac9b8e19ce9e4f9aaed1afe2ce09d556c","observation_id":"e1e6c06a-f1f2-4d73-8759-72608822aa98","resolution":{"observed_at":"2026-08-16T04:40:03.134179Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.537009Z","title":"The reduction of a graph to canonical form and the algebra which appears therein,","venue":null,"work_id":null,"year":1968},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.537009Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:dbf76bb2457ccf5ed3fdd2be9f1f2d6570606dde2a5ce136f996c49a330ab34e","observation_id":"ae3721fb-f61c-4b57-943b-b0a4e80ef05d","resolution":{"observed_at":"2026-08-16T04:40:02.537009Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.462844Z","title":"INTO- OA: Interpretable topology optimization for operational amplifiers,","venue":null,"work_id":"698f365a-8cc7-4c34-a84d-af035d6539e2","year":2025},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.541972Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:980a9506571298ab2b2866f26272463bf546f20dbbaf1e59328b2c9bed7f196e","observation_id":"fa21a529-cb1a-4c16-8020-e200b3a33ed5","resolution":{"observed_at":"2026-08-16T04:40:03.468207Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.448101Z","title":"Depthgraphnet: Circuit graph isomorphism detection via siamese-graph neural networks,","venue":null,"work_id":"0ad0856d-2681-4fc9-936b-d0ad9ddf7094","year":2023},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.546450Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:587f85fe5ae535c03c49ff47e3edc0592308afb78047e6d010dad3091bab8630","observation_id":"17e52b8e-3353-4652-8600-608245d851f9","resolution":{"observed_at":"2026-08-16T04:40:03.453592Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.550762Z","title":"Efficient global optimiza- tion of expensive black-box functions,","venue":null,"work_id":null,"year":1998},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.550762Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:c34e2cd1f5e7a620709a7458ebcec89bb1459cc1d00d38b77229f3d6c3340ee8","observation_id":"859ad181-b567-4a76-afcf-acd7fe9673cc","resolution":{"observed_at":"2026-08-16T04:40:02.550762Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.555354Z","title":"Information-theoretic regret bounds for gaussian process optimization in the bandit setting,","venue":null,"work_id":null,"year":2012},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.555354Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:508ca79d311361e34f2e1804910d12621ac85de8d99c9e3c4647ccbcce796098","observation_id":"877213d1-017a-41e7-a5e2-8e43fd7b07b5","resolution":{"observed_at":"2026-08-16T04:40:02.555354Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.559327Z","title":"On the likelihood that one unknown probability exceeds another in view of the evidence of two samples,","venue":null,"work_id":null,"year":1933},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.559327Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:59a2c3ab3342caaf542d9997a86fac81e97807ba31b901cf84db344b4f35b37c","observation_id":"d249fdfe-4c95-4b8a-b2f0-3bebe0e81ebb","resolution":{"observed_at":"2026-08-16T04:40:02.559327Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.409350Z","title":"Input warping for bayesian optimization of non-stationary functions,","venue":null,"work_id":"48629846-71b9-4d96-af88-41db3b3574e9","year":2014},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.564422Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:f61907b9e5ab77917c0269d40498238681e91b3c452a695b09baa7a004d93176","observation_id":"0d5fdadc-ec69-489c-a54e-703ac7902cd2","resolution":{"observed_at":"2026-08-16T04:40:03.415154Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.569051Z","title":"Deep kernel bayesian optimization,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.569051Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:66e31d53faaa91b3afb916b46c571d97e56f5924b3760e0a0a11b7c60daf2033","observation_id":"0032fe9d-fc67-410b-8d76-8e2b54e494ec","resolution":{"observed_at":"2026-08-16T04:40:02.569051Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2005.14601","last_updated":"2020-10-19T05:36:39Z","snapshot_observed_at":"2026-08-12T21:07:20.054403Z","submitted_at":"2020-05-29T14:37:12Z","title":"Semi-supervised Embedding Learning for High-dimensional Bayesian Optimization","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2005.14601","snapshot_observed_at":"2026-08-16T04:40:02.574634Z","title":"Semi-supervised embedding learning for high-dimensional bayesian optimization,","venue":null,"work_id":null,"year":2005},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.574634Z"},"links":{"cited_paper":"/paper/2005.14601","citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:8a05c637493539fa3f6647f8d2fb773d4011d6d83e4779544f30d4fac404f382","observation_id":"258d6b54-b39c-43c6-8f6d-cf6b74d8cf1e","resolution":{"observed_at":"2026-08-16T04:40:02.574634Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.390548Z","title":"Contrastive embedding of structured space for bayesian optimization,","venue":null,"work_id":"a8532568-b8c1-4e34-ab7b-7a57e977586d","year":2021},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.619669Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:89bb2846e5bd732012285efccfec6ad33e332cb5aeb26bf8ed2fcec29fee34a0","observation_id":"1c74ecdf-6d90-415a-8df8-074566c8481c","resolution":{"observed_at":"2026-08-16T04:40:03.396631Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2203.08656","last_updated":"2022-03-16T14:44:16Z","snapshot_observed_at":"2026-08-16T17:14:05.360588Z","submitted_at":"2022-03-16T14:44:16Z","title":"Learning Representation for Bayesian Optimization with Collision-free Regularization","version":1},"cited_work":{"arxiv_id":"2203.08656","doi":null,"metadata_source":"pith","pith_arxiv_id":"2203.08656","snapshot_observed_at":"2026-08-16T04:40:02.929010Z","title":"Learning Representation for Bayesian Optimization with Collision-free Regularization","venue":"cs.LG","work_id":"f6431b9e-25ba-4945-889a-b92609565a7d","year":2022},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.681739Z"},"links":{"cited_paper":"/paper/2203.08656","citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:588884c9fb1ac184fd59ed794167efe72ebb37ada361b2edec851fdd0d014a50","observation_id":"4ce01585-bce0-4d90-8cbe-02fa070313a2","resolution":{"observed_at":"2026-08-16T04:40:02.935349Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.370055Z","title":"Advancing bayesian optimization via learning correlated latent space,","venue":null,"work_id":"a596e5d4-af73-4d8b-a4c6-c5fd982eaf81","year":2023},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.716961Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:02344271b45f0433afb1460541244ca8a9f29f1b14342e70dcbc739e4c8fae0c","observation_id":"fb1daeb0-a2c6-4f2b-82cb-8e3e4c3043f8","resolution":{"observed_at":"2026-08-16T04:40:03.375150Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.353219Z","title":"Accelerating bayesian optimization for bio- logical sequence design with denoising autoencoders,","venue":null,"work_id":"ba5fc733-9663-4229-8589-68c0ee022024","year":2022},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.735169Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:64b8d7a8307a75235356608a5a3ee65647545a764c561c25f4b1e8b3d3c32121","observation_id":"bf3d172a-a0fb-4c2b-a136-06bffa4cf6ea","resolution":{"observed_at":"2026-08-16T04:40:03.358565Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.338472Z","title":"Deep kernel learning for reac- tion outcome prediction and optimization,","venue":null,"work_id":"39a3e74b-b914-4766-b99f-25f9f06d8ac4","year":2024},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.758767Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:9f09a22af6831ad609e78f7f9f670dc0f199ab4bd51a08d4a28e89d18030010c","observation_id":"b2a24570-573f-4772-a8bf-b7a47ad826b7","resolution":{"observed_at":"2026-08-16T04:40:03.343705Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2101.07965","last_updated":"2021-02-02T18:45:44Z","snapshot_observed_at":"2026-08-16T18:51:14.466832Z","submitted_at":"2021-01-20T04:50:16Z","title":"Directed Acyclic Graph Neural Networks","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2101.07965","snapshot_observed_at":"2026-08-16T04:40:02.782411Z","title":"Directed acyclic graph neural networks,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.782411Z"},"links":{"cited_paper":"/paper/2101.07965","citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:a353b7a89e2d486f77dc80cb21ae271320639f5186db662e672d1ab789da9699","observation_id":"ddc0e3f1-c618-4f5e-8ce2-133a0e5f5833","resolution":{"observed_at":"2026-08-16T04:40:02.782411Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.322193Z","title":"D-vae: A variational autoencoder for directed acyclic graphs,","venue":null,"work_id":"87c0aabb-fd47-405c-b9e4-4380e690e940","year":2019},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.806122Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:70eb2b9c09318becb9fd4d83c9788ee683c03ae21f56e23a947f007d02ac4b70","observation_id":"d591b6b8-daea-43b0-9ca5-7b40d014ee26","resolution":{"observed_at":"2026-08-16T04:40:03.327584Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"1609.02907","last_updated":"2017-02-22T09:55:36Z","snapshot_observed_at":"2026-08-17T10:49:36.026134Z","submitted_at":"2016-09-09T19:48:41Z","title":"Semi-Supervised Classification with Graph Convolutional Networks","version":4},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"1609.02907","snapshot_observed_at":"2026-08-16T04:40:02.810366Z","title":"Semi-supervised classification with graph convolutional networks,","venue":null,"work_id":null,"year":2016},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.810366Z"},"links":{"cited_paper":"/paper/1609.02907","citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:e38a1a43bc472c6ebca5ee69e938a3d3a1691b8a70cc61bceb0c71ae0ad6bf58","observation_id":"d42210ec-f08d-4787-a5b2-fc69bcf571e7","resolution":{"observed_at":"2026-08-16T04:40:02.810366Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:02.815405Z","title":"Taking the human out of the loop: A review of bayesian optimization,","venue":null,"work_id":null,"year":2015},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.815405Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:e3b279ec59e79fd9a0d2a387b9cf5c68d58ed4a1fede19e551d22333a41e5692","observation_id":"697383dd-b733-41c5-8342-31b5d82a55ab","resolution":{"observed_at":"2026-08-16T04:40:02.815405Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.295856Z","title":"Kernel interpolation for scalable structured gaussian processes (kiss-gp),","venue":null,"work_id":"987ae4e7-c36f-4ce4-8df1-41ed412eabfa","year":2015},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.820159Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:630684ec0845cda66053af203d2cd15332f503491c7fbff261dc154d2c1cb300","observation_id":"adc0000b-3952-492f-89cb-79e587bd7683","resolution":{"observed_at":"2026-08-16T04:40:03.301866Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.278047Z","title":"Stochas- tic variational deep kernel learning,","venue":null,"work_id":"89f58d88-7dae-4bc6-96dd-2d66b7f3a754","year":2016},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.824129Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:ad0edd236e6dfcb6b0775a4c7b7227af9e7d4379e5e74e5c318e40a03178a8cb","observation_id":"0af3f7b9-f8c1-41a9-b5a3-c56573322e9f","resolution":{"observed_at":"2026-08-16T04:40:03.283383Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.259806Z","title":"Constant- time predictive distributions for gaussian processes,","venue":null,"work_id":"8ae0079e-5851-4dca-ac35-1f38f8360695","year":2018},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.828641Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:6bdf63805b3af9f8c5b5990b33a9dec7d82293ace307fbe1fdd8a249a18a2808","observation_id":"f46a59e7-c340-4655-afbd-ad619626ee6d","resolution":{"observed_at":"2026-08-16T04:40:03.263976Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.246669Z","title":"Gpytorch: Blackbox matrix-matrix gaussian process inference with gpu acceleration,","venue":null,"work_id":"8bb645aa-2b92-48a5-a73c-d0c44f150296","year":2018},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.833130Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:6a996b2076220b3e6bbc43e323cf9bf1e267c96ba0cb564e9c4cc02f5f21efdb","observation_id":"bc5ec227-ff51-4424-a055-52a4fcc95180","resolution":{"observed_at":"2026-08-16T04:40:03.250618Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-16T04:40:03.232282Z","title":"Kernel interpolation for scalable online gaussian processes,","venue":null,"work_id":"b7407fd9-cbd2-41e9-9766-0f495e003393","year":2021},"citing_paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-16T04:40:02.837446Z"},"links":{"citing_paper":"/paper/2608.12687"},"observation_digest":"sha256:23854aba8c1a45f13dce8a1f252d6993b36dd1c796ec14df012587cc5ac23de9","observation_id":"d4c0bff8-f9cc-42c3-9a1a-17b370af0b6e","resolution":{"observed_at":"2026-08-16T04:40:03.236988Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-19T06:32:44.657259+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.12687","last_updated":"2026-08-13T01:09:58Z","latest_version":1,"primary_category":"cs.LG","snapshot_observed_at":"2026-08-18T22:20:49.166069Z","submitted_at":"2026-08-13T01:09:58Z","title":"Finding the Needle in a Haystack: Test-Time Analog Circuit Representation Adaptation for Bayesian Optimization"},"reference_resolution":{"displayed":34,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":11,"verified_exact":3,"verified_fuzzy":20},"total_outbound_references":34},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-19T06:32:44.657259+00:00","source":"crossref"},{"observed_at":"2026-08-19T06:32:39.956319+00:00","source":"retraction_watch"}],"thesis":"As of 19 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 0 inbound Pith citation observations for arXiv:2608.12687."}