{"as_of":"2026-08-15T14:17:00Z","caps":{"database_statements":6,"inbound":100,"outbound":100},"context_digest":"sha256:8d7824a1b8d6cee9b7d6acdb635d9c7fdfcb2bde1edcc3d0e5ee6c91fbaee889","coverage":[{"denominator":34,"lane":"reference_resolution","note":"Typed states for the displayed outbound observations.","records_observed":34,"source":"paper_references, paper_reference_links","source_observed_at":"2026-08-14T10:19:28.762673Z","state":"measured"},{"denominator":34,"lane":"standing_notices","note":"One-hop event checks from named stored sources.","records_observed":34,"source":"scholarly_work_events, retraction_status_cache","source_observed_at":"2026-08-15T06:32:42.880941+00:00","state":"measured"},{"denominator":0,"lane":"inbound_itemization","note":"Pith citing papers itemized under the disclosed page cap.","records_observed":0,"source":"paper_references, paper_reference_links","source_observed_at":null,"state":"measured"},{"denominator":1,"lane":"external_citation_measurements","note":"A source-named dated measurement, never combined with another source.","records_observed":0,"source":"cited_works","source_observed_at":null,"state":"measured"}],"external_citation_measurements":[],"inbound":[],"links":{"evidence":"/evidence","html":"/paper/2608.13472/citation-record","integrity":"/paper/2608.13472/integrity","json":"/paper/2608.13472/citation-record.json","paper":"/paper/2608.13472"},"outbound":[{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.591161Z","title":"Applications of Artificial Intelligence on the Modeling and Optimization for Analog and Mixed-Signal Circuits: A Review,","venue":null,"work_id":null,"year":2021},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":1,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.591161Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:8db67d590475a5562554a54a97c3b87edd8c30017957af3a0bdffed73c72944c","observation_id":"c43e5269-bb1b-4504-a711-a8ccb559997e","resolution":{"observed_at":"2026-08-14T10:19:28.591161Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.232267Z","title":"ParaGraph: Layout Parasitics and Device Parameter Prediction using Graph Neural Net- works,","venue":null,"work_id":"3d77e903-0742-4d7b-b9fd-2850a0c75a69","year":2020},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":2,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.597283Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:724a728e00443aeb743c7c087a7600652c6ce782e8e5e101e40db15df2fcc3ea","observation_id":"baf6b6f0-2b17-4d79-a730-bef8bfdaaef2","resolution":{"observed_at":"2026-08-14T10:19:29.237344Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.217556Z","title":"AutoCkt: Deep Reinforcement Learning of Analog Circuit Designs,","venue":null,"work_id":"92f788b0-ef68-4714-b87e-c927b50206f5","year":2020},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":3,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.602506Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:3baba0fc353d3efb2802e5c642009dad72def6ed04f2f6484b301c72b619c1bc","observation_id":"d9e77e6e-0398-446e-98ad-22fcbc0fc586","resolution":{"observed_at":"2026-08-14T10:19:29.222197Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2608.04999","last_updated":"2026-08-05T16:09:12Z","snapshot_observed_at":"2026-08-12T10:32:35.570502Z","submitted_at":"2026-08-05T16:09:12Z","title":"ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration","version":1},"cited_work":{"arxiv_id":"2608.04999","doi":null,"metadata_source":"pith","pith_arxiv_id":"2608.04999","snapshot_observed_at":"2026-08-14T10:19:28.909720Z","title":"ORACLE: A Multi-Objective Reinforcement Learning-Based Analog Circuit Design Optimizer with Large Language Models-Guided Exploration","venue":"eess.SY","work_id":"24bd93cd-d9c8-41d6-a9bf-d2f94748caf9","year":2026},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":4,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.608700Z"},"links":{"cited_paper":"/paper/2608.04999","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:54d19ccd9b0a16b5b17bd9d12aa740d98e1ba38693836b7a2d2d83c0f3b87277","observation_id":"5f313593-b236-4d71-a091-e065ae9a6974","resolution":{"observed_at":"2026-08-14T10:19:28.916435Z","resolver_source":"local_arxiv","status":"verified_exact"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.202829Z","title":"FASCINET: A Fully Automated Single-Board Computer Generator Using Neural Networks,","venue":null,"work_id":"f0333541-3e30-4bf7-9051-2f551506277a","year":2022},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":5,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.614536Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:062fe7869fa70fea38de94d3a606d9d732824b7718346891c8cf3f1f83aa8f81","observation_id":"0a8b4105-20d2-48bf-a784-c4d0e6247203","resolution":{"observed_at":"2026-08-14T10:19:29.207425Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.185043Z","title":"An Efficient Bayesian Optimization Approach for Automated Optimization of Analog Circuits,","venue":null,"work_id":"a83ef94e-46c1-4e4a-b16b-53f827c33b69","year":1954},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":6,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.620037Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:3f4051896b01a3f2da529b5da37c6e5c74df07359da6c8d4f8e108577cef681b","observation_id":"2c2740f2-41b1-4899-a438-a74a85115bb2","resolution":{"observed_at":"2026-08-14T10:19:29.191839Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.626122Z","title":"AnGeL: Fully- Automated Analog Circuit Generator Using a Neural Network Assisted Semi-Supervised Learning Approach,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":7,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.626122Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:17e7bc1067de4753a18c90266e0bbeb2ced69b3dc1247403ca065fa4f3c6c291","observation_id":"753d3992-9107-4a68-87f5-dc6d296ec68d","resolution":{"observed_at":"2026-08-14T10:19:28.626122Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.631123Z","title":"MuaLLM: A Multimodal Large Language Model Agent for Circuit Design Assistance with Hybrid Contextual Retrieval- Augmented Generation,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":8,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.631123Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:107846fda53b8ac14132fdf0fe243ce69220f1c5100ce9c429c15fc2aa4a199d","observation_id":"acbfee2b-5747-42fb-bb96-91a4d1fe70f9","resolution":{"observed_at":"2026-08-14T10:19:28.631123Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.636307Z","title":"SINA: A Circuit Schematic Image-to-Netlist Generator Using Artificial Intelligence,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":9,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.636307Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:f5f915ebd9a544ff437acb59659c04dcf97bc7a5ee62fe1bfbebdf0aeb80e807","observation_id":"3747463f-3fb4-4a22-9d9e-e30ba3d1a12c","resolution":{"observed_at":"2026-08-14T10:19:28.636307Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.137242Z","title":"Retrieval-Augmented Generation for Knowledge-Intensive NLP Tasks,","venue":null,"work_id":"f33599b4-2973-43e0-999d-40ef4d4119d0","year":2020},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":10,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.641160Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:a1ab132e1a22447b5f31775a173ab4efa0b2a2ed36481bb5f6dbc0ced8c8a832","observation_id":"d81f9c6b-2580-4163-9684-351ff4dc29b3","resolution":{"observed_at":"2026-08-14T10:19:29.144165Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.122546Z","title":"BERT: Pre-training of Deep Bidirectional Transformers for Language Understanding,","venue":null,"work_id":"15f24c80-b9a7-49ea-bbb6-0502cb54127f","year":2019},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":11,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.645234Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:b1b623483fa034a527b9c22794235319a4d7e70f4846fbf684432b6e691bbc1a","observation_id":"d3df2160-6f55-4816-99b0-95d8c483267f","resolution":{"observed_at":"2026-08-14T10:19:29.127836Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.106965Z","title":"Attention is All you Need,","venue":null,"work_id":"1fee417a-1c77-450b-963f-e7088e613632","year":2017},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":12,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.649270Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:21a68557aa9342689c632f350972f78c625cfd009a8fa7fd4bd1cedf74d041d5","observation_id":"cfa53172-3ec7-44c4-8efe-ec300d07cac7","resolution":{"observed_at":"2026-08-14T10:19:29.112444Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2508.10409","last_updated":"2026-06-30T08:41:21Z","snapshot_observed_at":"2026-08-12T20:17:32.027125Z","submitted_at":"2025-08-14T07:32:07Z","title":"Dataset Construction for Training LLM to Learn Analog Circuit Knowledge","version":3},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2508.10409","snapshot_observed_at":"2026-08-14T10:19:28.653936Z","title":"AnalogSeeker: An Open-source Foundation Language Model for Analog Circuit Design,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":13,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.653936Z"},"links":{"cited_paper":"/paper/2508.10409","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:7258851a7d5aea91b946cf8ec7dcd495091f7e24348eb7770dbbc01de5e4a4b1","observation_id":"0b7b85f7-806b-4e39-9c3c-4eccac295f0c","resolution":{"observed_at":"2026-08-14T10:19:28.653936Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2407.18269","last_updated":"2024-08-29T08:07:43Z","snapshot_observed_at":"2026-08-12T23:18:19.439765Z","submitted_at":"2024-07-19T22:51:41Z","title":"LaMAGIC: Language-Model-based Topology Generation for Analog Integrated Circuits","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2407.18269","snapshot_observed_at":"2026-08-14T10:19:28.659624Z","title":"LaMAGIC: Language-Model-based Topol- ogy Generation for Analog Integrated Circuits,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":14,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.659624Z"},"links":{"cited_paper":"/paper/2407.18269","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:5f7893b6c5d084c61acd6e2e291612bae84757cde1dfa83be11c17bfbf4c4e0d","observation_id":"27809fbc-2b91-4f5d-b08f-2cbf285850bf","resolution":{"observed_at":"2026-08-14T10:19:28.659624Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.093686Z","title":"AMSnet-KG: A Netlist Dataset for LLM-based AMS Circuit Auto-design Using Knowledge Graph RAG,","venue":null,"work_id":"0c133591-2d79-4619-9c66-9c07aae7c043","year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":15,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.664518Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:094a9fa43efe1e41bab91ce77139c4c7ac4c2309b5c065afe5d9aa17efea9954","observation_id":"2d40b097-da51-43e7-bab7-1ffb22066de4","resolution":{"observed_at":"2026-08-14T10:19:29.098572Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2409.14739","last_updated":"2024-09-23T06:35:19Z","snapshot_observed_at":"2026-08-12T22:39:52.025625Z","submitted_at":"2024-09-23T06:35:19Z","title":"AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2409.14739","snapshot_observed_at":"2026-08-14T10:19:28.669248Z","title":"AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier Schematic Design from Literature for Process and Performance Porting,","venue":null,"work_id":null,"year":2024},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":16,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.669248Z"},"links":{"cited_paper":"/paper/2409.14739","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:18a5dd329b9b4b9cbbcad585fdbf20ea4e77a0078f08325570f8279f09985ca0","observation_id":"f5158084-8ae3-4a09-996b-0344d05d4453","resolution":{"observed_at":"2026-08-14T10:19:28.669248Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.673852Z","title":"AnalogCoder: Analog Circuit Design via Training-Free Code Generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":17,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.673852Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:f1661c2a6a3da1789856b340d3d562b3090e2c697281284e596cdc204dba1776","observation_id":"d5032312-274b-43a3-9f88-3f1782d98094","resolution":{"observed_at":"2026-08-14T10:19:28.673852Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2503.00205","last_updated":"2025-02-28T21:41:20Z","snapshot_observed_at":"2026-08-10T21:15:12.693327Z","submitted_at":"2025-02-28T21:41:20Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2503.00205","snapshot_observed_at":"2026-08-14T10:19:28.678375Z","title":"AnalogGenie: A Generative Engine for Automatic Discovery of Analog Circuit Topologies,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":18,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.678375Z"},"links":{"cited_paper":"/paper/2503.00205","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:385b10ce5d751e069fd28f6d55a0ab62769ff0ee3b6cad84f9533696949e112a","observation_id":"6ea56c73-7bc9-4d0d-a4ee-c47926f23e68","resolution":{"observed_at":"2026-08-14T10:19:28.678375Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.072476Z","title":"AnalogXpert: Automating Analog Topology Synthesis by Incorporating Circuit Design Expertise into Large Language Models,","venue":null,"work_id":"7a8f97e4-6309-42d6-9fc2-1c55a1e4f302","year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":19,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.684729Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:c53b579c59464acd47622b78a4e90c5eb0151cc901bc6fa16ad6de488f083fe9","observation_id":"224a05a4-a9ce-48b9-91a6-33e48de94e8f","resolution":{"observed_at":"2026-08-14T10:19:29.077316Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2506.03122","last_updated":"2025-06-03T17:54:30Z","snapshot_observed_at":"2026-08-15T10:10:52.716349Z","submitted_at":"2025-06-03T17:54:30Z","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Automated Circuit Topology Generation","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2506.03122","snapshot_observed_at":"2026-08-14T10:19:28.688811Z","title":"AUTOCIRCUIT-RL: Reinforcement Learning-Driven LLM for Auto- mated Circuit Topology Generation,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":20,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.688811Z"},"links":{"cited_paper":"/paper/2506.03122","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:00ff3969feab61d91cace5977fa94be93d9e159c702920f9f9cda31c1056f1c2","observation_id":"7b0fe81e-6dfb-4afb-bc9c-8812dc9410b3","resolution":{"observed_at":"2026-08-14T10:19:28.688811Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.060150Z","title":"AnaFlow: Agentic LLM- based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing,","venue":null,"work_id":"08ffaaaf-2751-4543-90d3-d78acbc9c8f3","year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":21,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.693436Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:7225605e939474b23e896838f39a006f966e238564dc0fe035bb08f711446955","observation_id":"add0aefb-eeb9-4cdc-9bbc-7a1a8f691380","resolution":{"observed_at":"2026-08-14T10:19:29.064280Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2602.02849","last_updated":"2026-05-28T15:39:01Z","snapshot_observed_at":"2026-08-03T05:17:17.121511Z","submitted_at":"2026-02-02T21:51:55Z","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2602.02849","snapshot_observed_at":"2026-08-14T10:19:28.699923Z","title":"AutoSizer: Automatic Sizing of Analog and Mixed-Signal Circuits via Large Language Model (LLM) Agents,","venue":null,"work_id":null,"year":2026},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":22,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.699923Z"},"links":{"cited_paper":"/paper/2602.02849","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:0ce602788cb0379310030043a7d34d0bd3a9b2f3df005b943fd93bf3cfef06c0","observation_id":"fc30cbc5-3c6e-428b-ac4f-2127a447f9a1","resolution":{"observed_at":"2026-08-14T10:19:28.699923Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":{"arxiv_id":"2508.05113","last_updated":"2025-08-07T07:47:07Z","snapshot_observed_at":"2026-08-05T23:34:00.400403Z","submitted_at":"2025-08-07T07:47:07Z","title":"EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search","version":1},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2508.05113","snapshot_observed_at":"2026-08-14T10:19:28.704630Z","title":"EasySize: Elastic Analog Circuit Sizing via LLM-Guided Heuristic Search,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":23,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.704630Z"},"links":{"cited_paper":"/paper/2508.05113","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:f52d79db07e90dbc206059d272230cf1116f290b791e1a87e1a8f5d516d03586","observation_id":"35030022-c340-4bb2-8722-ffffef28c19a","resolution":{"observed_at":"2026-08-14T10:19:28.704630Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.044750Z","title":"LEDRO: LLM-Enhanced Design Space Reduction and Optimization for Analog Circuits,","venue":null,"work_id":"670a9537-2eab-4b78-929c-c18ebf849020","year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":24,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.708916Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:dd790dcdb1f4e56bd722949a053ded6cc3f2a9e753c1b1a1f1f1dd43021ccf87","observation_id":"4caa1403-c63a-424a-9216-5c9429c583f9","resolution":{"observed_at":"2026-08-14T10:19:29.050899Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.030979Z","title":"Accelerating OTA Circuit Design: Transistor Sizing Based on a Transformer Model and Precomputed Lookup Tables,","venue":null,"work_id":"f5838d53-5fa2-4449-9b43-6eb67c7ee9c9","year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":25,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.713999Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:c06ee370fdc499347a098bcb112edbee61062fcb7a10e5ac89aa04e62bcf76a3","observation_id":"3a80acf8-7fe2-4bf4-a2ef-5db798dd6b7a","resolution":{"observed_at":"2026-08-14T10:19:29.035357Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.016586Z","title":"AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs,","venue":null,"work_id":"daffa195-61d5-4540-8b43-15b60fb86f2e","year":2026},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":26,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.718529Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:5dd0f8ab019a1c3cec648823b631a9931a87473878945aeed93f183e461b33bf","observation_id":"323f1354-8be1-4750-9855-a1b6067d9a21","resolution":{"observed_at":"2026-08-14T10:19:29.021103Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:29.003300Z","title":"Artisan: Automated Operational Amplifier Design via Domain-specific Large Language Model,","venue":null,"work_id":"110a61c4-89d9-4d69-b5f4-84240d70f813","year":2024},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":27,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.724234Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:f420d3e7696019702c309a39ca9ac4cb34b5a6e1edd49e880bc91b5a3a180430","observation_id":"10a53b0a-051c-42c9-8154-19ee0c2a3c44","resolution":{"observed_at":"2026-08-14T10:19:29.007903Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.729508Z","title":"Atelier: An Automated Analog Circuit Design Framework via Multiple Large Language Model-Based Agents,","venue":null,"work_id":null,"year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":28,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.729508Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:d2e34e33914750bf10b960b2ac1456b271f4d899352531b4aaf9636be7dd2515","observation_id":"1476973a-6be1-4285-ae65-77e94ee425bb","resolution":{"observed_at":"2026-08-14T10:19:28.729508Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.978737Z","title":"LADAC: Large Language Model- driven Auto-Designer for Analog Circuits,","venue":null,"work_id":"d9be81a0-f13d-4ed8-9009-00416e7076d3","year":2024},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":29,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.735671Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:41121c943a2f0dfd6308401baa6ceab5bcabafdfb7acfa33ea531a4532e219b1","observation_id":"00a7ff23-e14d-441c-9814-1d52e2e161e8","resolution":{"observed_at":"2026-08-14T10:19:28.984380Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.966708Z","title":"MenTeR: A fully-automated Multi-agenT workflow for end-to-end RF/Analog Circuits Netlist Design,","venue":null,"work_id":"4e9a0faf-6f0f-4782-8bcc-d703405f495e","year":2025},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":30,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.740793Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:a083edacc061c5dc0e9954509ea881890206b26d02ef914555457370fbd27357","observation_id":"74f26fca-a46a-4b9f-93c1-0745e028b1cc","resolution":{"observed_at":"2026-08-14T10:19:28.970637Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":{"arxiv_id":"2308.16406","last_updated":"2024-02-09T13:38:15Z","snapshot_observed_at":"2026-08-14T02:58:47.380855Z","submitted_at":"2023-08-31T02:20:25Z","title":"CktGNN: Circuit Graph Neural Network for Electronic Design Automation","version":2},"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":null,"pith_arxiv_id":"2308.16406","snapshot_observed_at":"2026-08-14T10:19:28.746898Z","title":"CktGNN: Circuit Graph Neural Network for Electronic Design Automation,","venue":null,"work_id":null,"year":2023},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":31,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.746898Z"},"links":{"cited_paper":"/paper/2308.16406","citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:dfa9450836aec597eec246930c0904ff2bd77870443d15fc566efbe8521d1f3e","observation_id":"e73b1f2a-3999-4f21-ab8f-d9be802e216d","resolution":{"observed_at":"2026-08-14T10:19:28.746898Z","resolver_source":null,"status":"unresolved"},"standing_notice":{"events":[],"reason":"canonical_work_link_unavailable","source_receipts":[],"state":"unavailable"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.953373Z","title":"Transformers: State-of-the-Art Natural Language Pro- cessing,","venue":null,"work_id":"d1cfd62d-adb9-4959-8ea2-2d661f7413cb","year":2020},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":32,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.753220Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:a04478386804c28b9bf36a78029f7a6037011b1d9318f877794121c1a81ddc86","observation_id":"d5644706-e349-417c-a123-d48898c39bc8","resolution":{"observed_at":"2026-08-14T10:19:28.958384Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.939118Z","title":"Robertson and H","venue":null,"work_id":"ab5925a8-e9f9-44d0-9260-379ad6147896","year":2009},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":33,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.757630Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:5414426b446d33b59e3bc07944ee1f05af2f76ea56e482eccb16bf4fd4f1e7fd","observation_id":"714ffaf5-ae73-4a24-b4cd-9d683ed9f70e","resolution":{"observed_at":"2026-08-14T10:19:28.943654Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}},{"citation":{"cited_paper":null,"cited_work":{"arxiv_id":null,"doi":null,"metadata_source":"raw_reference","pith_arxiv_id":null,"snapshot_observed_at":"2026-08-14T10:19:28.925490Z","title":"SkyWater Open Source PDK 130nm Process Design Kit,","venue":null,"work_id":"aa69b3dd-d58a-42bc-bdcf-04c53fd0c37d","year":2022},"citing_paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models","version":1},"reference_index":34,"source":"pdf_text","source_observed_at":"2026-08-14T10:19:28.762673Z"},"links":{"citing_paper":"/paper/2608.13472"},"observation_digest":"sha256:2c12bbb93f9474baedb93400db6080315a13e387de2a4fdf072c4a59388e3b98","observation_id":"5782bd79-9fce-4024-bb4a-21d8099ff566","resolution":{"observed_at":"2026-08-14T10:19:28.929855Z","resolver_source":"raw_fallback","status":"verified_fuzzy"},"standing_notice":{"events":[],"observation":"No event found in the named queried sources as of 2026-08-15T06:32:42.880941+00:00.","reason":null,"source_receipts":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"state":"measured"}}],"paper":{"arxiv_id":"2608.13472","last_updated":"2026-08-13T16:57:07Z","latest_version":1,"primary_category":"eess.SY","snapshot_observed_at":"2026-08-15T13:16:25.925347Z","submitted_at":"2026-08-13T16:57:07Z","title":"AaLLM: An End-to-End Analog Circuit Design Framework from Topology Generation to Sizing Using Large Language Models"},"reference_resolution":{"displayed":34,"state_counts":{"malformed_identifier":0,"metadata_mismatch":0,"parse_uncertain":0,"unresolved":14,"verified_exact":1,"verified_fuzzy":19},"total_outbound_references":34},"refusal":"A citation records a reference. It does not transfer a finding from one paper to another.","schema":"pith.paper-citation-record.v1","standing_sources":[{"observed_at":"2026-08-15T06:32:42.880941+00:00","source":"crossref"},{"observed_at":"2026-08-15T06:32:39.529945+00:00","source":"retraction_watch"}],"thesis":"As of 15 August 2026, this Paper Citation Record lists 34 of 34 outbound references and 0 inbound Pith citation observations for arXiv:2608.13472."}