{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:2ZALNSVAE5STCVDOEJY3DKZ5X7","short_pith_number":"pith:2ZALNSVA","schema_version":"1.0","canonical_sha256":"d640b6caa0276531546e2271b1ab3dbfc1880be90ae3b6edd046a12fa448dc19","source":{"kind":"arxiv","id":"2411.11856","version":3},"attestation_state":"computed","paper":{"title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.AI","cs.PL"],"primary_cat":"cs.AR","authors_text":"Benjamin Tan, Hammond Pearce, Jason Blocklove, Ramesh Karri, Shailja Thakur, Siddharth Garg","submitted_at":"2024-11-01T17:33:28Z","abstract_excerpt":"Traditionally, digital hardware designs are written in the Verilog hardware description language (HDL) and debugged manually by engineers. This can be time-consuming and error-prone for complex designs. Large Language Models (LLMs) are emerging as a potential tool to help generate fully functioning HDL code, but most works have focused on generation in the single-shot capacity: i.e., run and evaluate, a process that does not leverage debugging and, as such, does not adequately reflect a realistic development process. In this work, we evaluate the ability of LLMs to leverage feedback from elect"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2411.11856","kind":"arxiv","version":3},"metadata":{"license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","primary_cat":"cs.AR","submitted_at":"2024-11-01T17:33:28Z","cross_cats_sorted":["cs.AI","cs.PL"],"title_canon_sha256":"7b8d0606f2366f53f51dcd127e55d583178d680417a49292048306be81eeafc8","abstract_canon_sha256":"0544e63b6193fe78bcf2e875f9163c7a0ff6b6c2a3d662e61a9beb5cf740ec97"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T10:24:27.823137Z","signature_b64":"0hXErruOVAtty8nLzCHNemSCawd1AMS+xZ+ApNNY6RpsomLRbKEAu9U52EYWOo/Lmr20SfS0CjUQdSAOaDW9Cw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"d640b6caa0276531546e2271b1ab3dbfc1880be90ae3b6edd046a12fa448dc19","last_reissued_at":"2026-07-05T10:24:27.822543Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T10:24:27.822543Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Automatically Improving LLM-based Verilog Generation using EDA Tool Feedback","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.AI","cs.PL"],"primary_cat":"cs.AR","authors_text":"Benjamin Tan, Hammond Pearce, Jason Blocklove, Ramesh Karri, Shailja Thakur, Siddharth Garg","submitted_at":"2024-11-01T17:33:28Z","abstract_excerpt":"Traditionally, digital hardware designs are written in the Verilog hardware description language (HDL) and debugged manually by engineers. This can be time-consuming and error-prone for complex designs. Large Language Models (LLMs) are emerging as a potential tool to help generate fully functioning HDL code, but most works have focused on generation in the single-shot capacity: i.e., run and evaluate, a process that does not leverage debugging and, as such, does not adequately reflect a realistic development process. In this work, we evaluate the ability of LLMs to leverage feedback from elect"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2411.11856","kind":"arxiv","version":3},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2411.11856/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2411.11856","created_at":"2026-07-05T10:24:27.822616+00:00"},{"alias_kind":"arxiv_version","alias_value":"2411.11856v3","created_at":"2026-07-05T10:24:27.822616+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2411.11856","created_at":"2026-07-05T10:24:27.822616+00:00"},{"alias_kind":"pith_short_12","alias_value":"2ZALNSVAE5ST","created_at":"2026-07-05T10:24:27.822616+00:00"},{"alias_kind":"pith_short_16","alias_value":"2ZALNSVAE5STCVDO","created_at":"2026-07-05T10:24:27.822616+00:00"},{"alias_kind":"pith_short_8","alias_value":"2ZALNSVA","created_at":"2026-07-05T10:24:27.822616+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2607.05915","citing_title":"PCBWorld: A Benchmark Environment for Engine-Grounded PCB Design Automation","ref_index":4,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7","json":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7.json","graph_json":"https://pith.science/api/pith-number/2ZALNSVAE5STCVDOEJY3DKZ5X7/graph.json","events_json":"https://pith.science/api/pith-number/2ZALNSVAE5STCVDOEJY3DKZ5X7/events.json","paper":"https://pith.science/paper/2ZALNSVA"},"agent_actions":{"view_html":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7","download_json":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7.json","view_paper":"https://pith.science/paper/2ZALNSVA","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2411.11856&json=true","fetch_graph":"https://pith.science/api/pith-number/2ZALNSVAE5STCVDOEJY3DKZ5X7/graph.json","fetch_events":"https://pith.science/api/pith-number/2ZALNSVAE5STCVDOEJY3DKZ5X7/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7/action/timestamp_anchor","attest_storage":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7/action/storage_attestation","attest_author":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7/action/author_attestation","sign_citation":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7/action/citation_signature","submit_replication":"https://pith.science/pith/2ZALNSVAE5STCVDOEJY3DKZ5X7/action/replication_record"}},"created_at":"2026-07-05T10:24:27.822616+00:00","updated_at":"2026-07-05T10:24:27.822616+00:00"}