{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2026:3UWZF4PDUPGOMZTNRV37NEPJII","short_pith_number":"pith:3UWZF4PD","schema_version":"1.0","canonical_sha256":"dd2d92f1e3a3cce6666d8d77f691e9420edbf5d777c803bae1d0a4a8f5e42ebb","source":{"kind":"arxiv","id":"2605.16161","version":1},"attestation_state":"computed","paper":{"title":"SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware","license":"http://creativecommons.org/licenses/by/4.0/","headline":"A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware.","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Narendra Singh Dhakad, Santosh Kumar Vishvakarma","submitted_at":"2026-05-15T16:39:53Z","abstract_excerpt":"This paper presents a novel architecture utilizing a 10T SRAM cell for XNOR-based in-memory computing, aimed at mitigating the extensive routing challenges typically encountered in conventional in-memory computing systems. By integrating a full adder between in-memory multiplication cells, the proposed design achieves a 50% reduction in routing complexity. The architecture performs multiply-accumulate (MAC) operations using XNOR computation optimized for binary neural networks (BNNs). Additionally, a 14T-based full adder is employed to construct an N-bit ripple carry adder in the adder tree, s"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":true,"formal_links_present":false},"canonical_record":{"source":{"id":"2605.16161","kind":"arxiv","version":1},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2026-05-15T16:39:53Z","cross_cats_sorted":[],"title_canon_sha256":"dcfb3a2a17c096a6ebda58f8b3be2be6d26219996b3de95b858e71024bddc5d3","abstract_canon_sha256":"c7ca420a5e36f449bd5621648f8b112a2ce4a3c5acba72a8c051edaac751c4e3"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-20T00:01:55.552530Z","signature_b64":"zYkzDJPjhKoSgANkM3SvMZVlpxUTjlleFG3HEkwV0nCoF9RA5gtiGKy3wGBFTiCNfUn1keysGQ2AEUE+ghJ8Ag==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"dd2d92f1e3a3cce6666d8d77f691e9420edbf5d777c803bae1d0a4a8f5e42ebb","last_reissued_at":"2026-05-20T00:01:55.551676Z","signature_status":"signed_v1","first_computed_at":"2026-05-20T00:01:55.551676Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware","license":"http://creativecommons.org/licenses/by/4.0/","headline":"A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware.","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Narendra Singh Dhakad, Santosh Kumar Vishvakarma","submitted_at":"2026-05-15T16:39:53Z","abstract_excerpt":"This paper presents a novel architecture utilizing a 10T SRAM cell for XNOR-based in-memory computing, aimed at mitigating the extensive routing challenges typically encountered in conventional in-memory computing systems. By integrating a full adder between in-memory multiplication cells, the proposed design achieves a 50% reduction in routing complexity. The architecture performs multiply-accumulate (MAC) operations using XNOR computation optimized for binary neural networks (BNNs). Additionally, a 14T-based full adder is employed to construct an N-bit ripple carry adder in the adder tree, s"},"claims":{"count":4,"items":[{"kind":"strongest_claim","text":"The proposed approach reduces the latency and area overhead, improving the overall hardware's area efficiency by 2.67x compared to the state-of-the-art.","source":"verdict.strongest_claim","status":"machine_extracted","claim_id":"C1","attestation":"unclaimed"},{"kind":"weakest_assumption","text":"The integration of the full adder between in-memory multiplication cells achieves the stated 50% routing reduction and area savings without introducing unaccounted overheads in yield, delay, or power in actual fabrication.","source":"verdict.weakest_assumption","status":"machine_extracted","claim_id":"C2","attestation":"unclaimed"},{"kind":"one_line_summary","text":"Proposes a 10T SRAM XNOR in-memory computing architecture with 14T full adders that reduces routing complexity by 50% and improves area efficiency by 2.67x for BNN MAC operations.","source":"verdict.one_line_summary","status":"machine_extracted","claim_id":"C3","attestation":"unclaimed"},{"kind":"headline","text":"A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware.","source":"verdict.pith_extraction.headline","status":"machine_extracted","claim_id":"C4","attestation":"unclaimed"}],"snapshot_sha256":"2ccc863f2ed9151becb31dfedebbc3e372bb214ec6eba171561b3b846e85f8dd"},"source":{"id":"2605.16161","kind":"arxiv","version":1},"verdict":{"id":"3bf569c4-e54a-4fdd-b9be-08010aca1143","model_set":{"reader":"grok-4.3"},"created_at":"2026-05-19T18:24:36.555901Z","strongest_claim":"The proposed approach reduces the latency and area overhead, improving the overall hardware's area efficiency by 2.67x compared to the state-of-the-art.","one_line_summary":"Proposes a 10T SRAM XNOR in-memory computing architecture with 14T full adders that reduces routing complexity by 50% and improves area efficiency by 2.67x for BNN MAC operations.","pipeline_version":"pith-pipeline@v0.9.0","weakest_assumption":"The integration of the full adder between in-memory multiplication cells achieves the stated 50% routing reduction and area savings without introducing unaccounted overheads in yield, delay, or power in actual fabrication.","pith_extraction_headline":"A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware."},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2605.16161/integrity.json","findings":[],"available":true,"detectors_run":[{"name":"doi_title_agreement","ran_at":"2026-05-19T18:31:18.744539Z","status":"completed","version":"1.0.0","findings_count":0},{"name":"doi_compliance","ran_at":"2026-05-19T18:31:09.940985Z","status":"completed","version":"1.0.0","findings_count":0},{"name":"cited_work_retraction","ran_at":"2026-05-19T18:22:01.791642Z","status":"completed","version":"1.0.0","findings_count":0},{"name":"ai_meta_artifact","ran_at":"2026-05-19T17:33:31.036740Z","status":"skipped","version":"1.0.0","findings_count":0},{"name":"external_links","ran_at":"2026-05-19T17:31:47.816084Z","status":"completed","version":"1.0.0","findings_count":0},{"name":"claim_evidence","ran_at":"2026-05-19T16:41:55.436812Z","status":"completed","version":"1.0.0","findings_count":0}],"snapshot_sha256":"bbbe5bd69c95cc3eb44c0f4c81ff661a816a1bcd8bf8f3245e9a12af99be3bd4"},"references":{"count":11,"sample":[{"doi":"10.1016/j","year":2022,"title":"Pattern Recognition 127 (2022), 108611","work_id":"238df2e4-a3e5-46f3-860e-3ae2b0094b97","ref_index":1,"cited_arxiv_id":"","is_internal_anchor":false},{"doi":"","year":2023,"title":"A configurable 10t sram-based imc accelerator with scaled-voltage-based pulse count modulation for mac and high-throughput xac,","work_id":"618dd292-a578-4833-b4f2-0f6096eeee01","ref_index":3,"cited_arxiv_id":"","is_internal_anchor":false},{"doi":"","year":2020,"title":"8t xnor-sram based parallel compute- in-memory for deep neural network accelerator,","work_id":"488b9d38-f900-4c08-8c81-8c80ed3d306a","ref_index":4,"cited_arxiv_id":"","is_internal_anchor":false},{"doi":"","year":2018,"title":"Xnor-sram: In-memory computing sram macro for binary/ternary deep neural networks,","work_id":"6f73079c-7481-4e84-88c8-0bb589b7f4db","ref_index":5,"cited_arxiv_id":"","is_internal_anchor":false},{"doi":"","year":2023,"title":"R- inmac: 10t sram based reconfigurable and efficient in-memory advance computation for edge devices,","work_id":"c98c4564-073a-46e5-80d0-17a33d1f20b8","ref_index":6,"cited_arxiv_id":"","is_internal_anchor":false}],"resolved_work":11,"snapshot_sha256":"1a47f469b82bb95f234dcce34ca074f32f7701c4abbf96e81ac3836a393fc557","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2605.16161","created_at":"2026-05-20T00:01:55.551804+00:00"},{"alias_kind":"arxiv_version","alias_value":"2605.16161v1","created_at":"2026-05-20T00:01:55.551804+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2605.16161","created_at":"2026-05-20T00:01:55.551804+00:00"},{"alias_kind":"pith_short_12","alias_value":"3UWZF4PDUPGO","created_at":"2026-05-20T00:01:55.551804+00:00"},{"alias_kind":"pith_short_16","alias_value":"3UWZF4PDUPGOMZTN","created_at":"2026-05-20T00:01:55.551804+00:00"},{"alias_kind":"pith_short_8","alias_value":"3UWZF4PD","created_at":"2026-05-20T00:01:55.551804+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII","json":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII.json","graph_json":"https://pith.science/api/pith-number/3UWZF4PDUPGOMZTNRV37NEPJII/graph.json","events_json":"https://pith.science/api/pith-number/3UWZF4PDUPGOMZTNRV37NEPJII/events.json","paper":"https://pith.science/paper/3UWZF4PD"},"agent_actions":{"view_html":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII","download_json":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII.json","view_paper":"https://pith.science/paper/3UWZF4PD","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2605.16161&json=true","fetch_graph":"https://pith.science/api/pith-number/3UWZF4PDUPGOMZTNRV37NEPJII/graph.json","fetch_events":"https://pith.science/api/pith-number/3UWZF4PDUPGOMZTNRV37NEPJII/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII/action/timestamp_anchor","attest_storage":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII/action/storage_attestation","attest_author":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII/action/author_attestation","sign_citation":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII/action/citation_signature","submit_replication":"https://pith.science/pith/3UWZF4PDUPGOMZTNRV37NEPJII/action/replication_record"}},"created_at":"2026-05-20T00:01:55.551804+00:00","updated_at":"2026-05-20T00:01:55.551804+00:00"}