{"state_type":"pith_open_graph_state","state_version":"1.0","pith_number":"pith:2026:3UWZF4PDUPGOMZTNRV37NEPJII","merge_version":"pith-open-graph-merge-v1","event_count":2,"valid_event_count":2,"invalid_event_count":0,"equivocation_count":0,"current":{"canonical_record":{"metadata":{"abstract_canon_sha256":"c7ca420a5e36f449bd5621648f8b112a2ce4a3c5acba72a8c051edaac751c4e3","cross_cats_sorted":[],"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2026-05-15T16:39:53Z","title_canon_sha256":"dcfb3a2a17c096a6ebda58f8b3be2be6d26219996b3de95b858e71024bddc5d3"},"schema_version":"1.0","source":{"id":"2605.16161","kind":"arxiv","version":1}},"source_aliases":[{"alias_kind":"arxiv","alias_value":"2605.16161","created_at":"2026-05-20T00:01:55Z"},{"alias_kind":"arxiv_version","alias_value":"2605.16161v1","created_at":"2026-05-20T00:01:55Z"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2605.16161","created_at":"2026-05-20T00:01:55Z"},{"alias_kind":"pith_short_12","alias_value":"3UWZF4PDUPGO","created_at":"2026-05-20T00:01:55Z"},{"alias_kind":"pith_short_16","alias_value":"3UWZF4PDUPGOMZTN","created_at":"2026-05-20T00:01:55Z"},{"alias_kind":"pith_short_8","alias_value":"3UWZF4PD","created_at":"2026-05-20T00:01:55Z"}],"graph_snapshots":[{"event_id":"sha256:a29dc21c0542b386d349451347c0a27e1c745689a86ba7de62eab2a30b03c50f","target":"graph","created_at":"2026-05-20T00:01:55Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"graph_snapshot":{"author_claims":{"count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","strong_count":0},"builder_version":"pith-number-builder-2026-05-17-v1","claims":{"count":4,"items":[{"attestation":"unclaimed","claim_id":"C1","kind":"strongest_claim","source":"verdict.strongest_claim","status":"machine_extracted","text":"The proposed approach reduces the latency and area overhead, improving the overall hardware's area efficiency by 2.67x compared to the state-of-the-art."},{"attestation":"unclaimed","claim_id":"C2","kind":"weakest_assumption","source":"verdict.weakest_assumption","status":"machine_extracted","text":"The integration of the full adder between in-memory multiplication cells achieves the stated 50% routing reduction and area savings without introducing unaccounted overheads in yield, delay, or power in actual fabrication."},{"attestation":"unclaimed","claim_id":"C3","kind":"one_line_summary","source":"verdict.one_line_summary","status":"machine_extracted","text":"Proposes a 10T SRAM XNOR in-memory computing architecture with 14T full adders that reduces routing complexity by 50% and improves area efficiency by 2.67x for BNN MAC operations."},{"attestation":"unclaimed","claim_id":"C4","kind":"headline","source":"verdict.pith_extraction.headline","status":"machine_extracted","text":"A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware."}],"snapshot_sha256":"2ccc863f2ed9151becb31dfedebbc3e372bb214ec6eba171561b3b846e85f8dd"},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"integrity":{"available":true,"clean":true,"detectors_run":[{"findings_count":0,"name":"doi_title_agreement","ran_at":"2026-05-19T18:31:18.744539Z","status":"completed","version":"1.0.0"},{"findings_count":0,"name":"doi_compliance","ran_at":"2026-05-19T18:31:09.940985Z","status":"completed","version":"1.0.0"},{"findings_count":0,"name":"cited_work_retraction","ran_at":"2026-05-19T18:22:01.791642Z","status":"completed","version":"1.0.0"},{"findings_count":0,"name":"ai_meta_artifact","ran_at":"2026-05-19T17:33:31.036740Z","status":"skipped","version":"1.0.0"},{"findings_count":0,"name":"external_links","ran_at":"2026-05-19T17:31:47.816084Z","status":"completed","version":"1.0.0"},{"findings_count":0,"name":"claim_evidence","ran_at":"2026-05-19T16:41:55.436812Z","status":"completed","version":"1.0.0"}],"endpoint":"/pith/2605.16161/integrity.json","findings":[],"snapshot_sha256":"bbbe5bd69c95cc3eb44c0f4c81ff661a816a1bcd8bf8f3245e9a12af99be3bd4","summary":{"advisory":0,"by_detector":{},"critical":0,"informational":0}},"paper":{"abstract_excerpt":"This paper presents a novel architecture utilizing a 10T SRAM cell for XNOR-based in-memory computing, aimed at mitigating the extensive routing challenges typically encountered in conventional in-memory computing systems. By integrating a full adder between in-memory multiplication cells, the proposed design achieves a 50% reduction in routing complexity. The architecture performs multiply-accumulate (MAC) operations using XNOR computation optimized for binary neural networks (BNNs). Additionally, a 14T-based full adder is employed to construct an N-bit ripple carry adder in the adder tree, s","authors_text":"Narendra Singh Dhakad, Santosh Kumar Vishvakarma","cross_cats":[],"headline":"A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware.","license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2026-05-15T16:39:53Z","title":"SRAM Based Digital Custom Compute Engine for Improved Area Efficiency of AI Hardware"},"references":{"count":11,"internal_anchors":0,"resolved_work":11,"sample":[{"cited_arxiv_id":"","doi":"10.1016/j","is_internal_anchor":false,"ref_index":1,"title":"Pattern Recognition 127 (2022), 108611","work_id":"238df2e4-a3e5-46f3-860e-3ae2b0094b97","year":2022},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":3,"title":"A configurable 10t sram-based imc accelerator with scaled-voltage-based pulse count modulation for mac and high-throughput xac,","work_id":"618dd292-a578-4833-b4f2-0f6096eeee01","year":2023},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":4,"title":"8t xnor-sram based parallel compute- in-memory for deep neural network accelerator,","work_id":"488b9d38-f900-4c08-8c81-8c80ed3d306a","year":2020},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":5,"title":"Xnor-sram: In-memory computing sram macro for binary/ternary deep neural networks,","work_id":"6f73079c-7481-4e84-88c8-0bb589b7f4db","year":2018},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":6,"title":"R- inmac: 10t sram based reconfigurable and efficient in-memory advance computation for edge devices,","work_id":"c98c4564-073a-46e5-80d0-17a33d1f20b8","year":2023}],"snapshot_sha256":"1a47f469b82bb95f234dcce34ca074f32f7701c4abbf96e81ac3836a393fc557"},"source":{"id":"2605.16161","kind":"arxiv","version":1},"verdict":{"created_at":"2026-05-19T18:24:36.555901Z","id":"3bf569c4-e54a-4fdd-b9be-08010aca1143","model_set":{"reader":"grok-4.3"},"one_line_summary":"Proposes a 10T SRAM XNOR in-memory computing architecture with 14T full adders that reduces routing complexity by 50% and improves area efficiency by 2.67x for BNN MAC operations.","pipeline_version":"pith-pipeline@v0.9.0","pith_extraction_headline":"A 10T SRAM cell with integrated full adders cuts routing complexity by half and raises area efficiency 2.67 times for binary neural network hardware.","strongest_claim":"The proposed approach reduces the latency and area overhead, improving the overall hardware's area efficiency by 2.67x compared to the state-of-the-art.","weakest_assumption":"The integration of the full adder between in-memory multiplication cells achieves the stated 50% routing reduction and area savings without introducing unaccounted overheads in yield, delay, or power in actual fabrication."}},"verdict_id":"3bf569c4-e54a-4fdd-b9be-08010aca1143"}}],"author_attestations":[],"timestamp_anchors":[],"storage_attestations":[],"citation_signatures":[],"replication_records":[],"corrections":[],"mirror_hints":[],"record_created":{"event_id":"sha256:38ce139883c390c37dc78c6d42e292ee6845f2d4bed1cf867af5aed69c69339f","target":"record","created_at":"2026-05-20T00:01:55Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"attestation_state":"computed","canonical_record":{"metadata":{"abstract_canon_sha256":"c7ca420a5e36f449bd5621648f8b112a2ce4a3c5acba72a8c051edaac751c4e3","cross_cats_sorted":[],"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2026-05-15T16:39:53Z","title_canon_sha256":"dcfb3a2a17c096a6ebda58f8b3be2be6d26219996b3de95b858e71024bddc5d3"},"schema_version":"1.0","source":{"id":"2605.16161","kind":"arxiv","version":1}},"canonical_sha256":"dd2d92f1e3a3cce6666d8d77f691e9420edbf5d777c803bae1d0a4a8f5e42ebb","receipt":{"algorithm":"ed25519","builder_version":"pith-number-builder-2026-05-17-v1","canonical_sha256":"dd2d92f1e3a3cce6666d8d77f691e9420edbf5d777c803bae1d0a4a8f5e42ebb","first_computed_at":"2026-05-20T00:01:55.551676Z","key_id":"pith-v1-2026-05","kind":"pith_receipt","last_reissued_at":"2026-05-20T00:01:55.551676Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","receipt_version":"0.3","signature_b64":"zYkzDJPjhKoSgANkM3SvMZVlpxUTjlleFG3HEkwV0nCoF9RA5gtiGKy3wGBFTiCNfUn1keysGQ2AEUE+ghJ8Ag==","signature_status":"signed_v1","signed_at":"2026-05-20T00:01:55.552530Z","signed_message":"canonical_sha256_bytes"},"source_id":"2605.16161","source_kind":"arxiv","source_version":1}}},"equivocations":[],"invalid_events":[],"applied_event_ids":["sha256:38ce139883c390c37dc78c6d42e292ee6845f2d4bed1cf867af5aed69c69339f","sha256:a29dc21c0542b386d349451347c0a27e1c745689a86ba7de62eab2a30b03c50f"],"state_sha256":"7d35f52724650508ce1b17a6994168539ed025af4655ce1c36699ad4fbfb5245"}