{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:6LOPVQTOSBGP3XP7ZSAYAU2DJV","short_pith_number":"pith:6LOPVQTO","schema_version":"1.0","canonical_sha256":"f2dcfac26e904cfdddffcc818053434d400a01f1a665c01b6decbc3ed0e52f24","source":{"kind":"arxiv","id":"2406.17796","version":1},"attestation_state":"computed","paper":{"title":"Hypervisor Extension for a RISC-V Processor","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Alex Pajuelo, Beatriz Otero, Enric Morancho, Eva Rodr\\'iguez, Jaume Gauchola, Javier Salamero, Javier Verd\\'u, JuanJos\\'e Costa, Max Doblas, Ramon Canal, Xavier Carril","submitted_at":"2024-06-12T14:17:21Z","abstract_excerpt":"This paper describes our experience implementing a Hypervisor extension for a 64-bit RISC-V processor. We describe the design process and the main required parts with a brief explanation of each one."},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2406.17796","kind":"arxiv","version":1},"metadata":{"license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","primary_cat":"cs.AR","submitted_at":"2024-06-12T14:17:21Z","cross_cats_sorted":[],"title_canon_sha256":"68570b6357698188d91b8f34822f0510ff4bc6bd30ecb7cfe6018ba83fad35fa","abstract_canon_sha256":"999397d224975af570d05e620abd560fd8a7857e84db2ca99c767b77db37a3a2"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T08:36:50.076377Z","signature_b64":"vZv8LdAaZgwCzXTjocXNNShb7/wuSR61d9cW07+4gSO9wg084bOBikoEULeeknuW0UOxvgBwmCzDyfTU2gIsAw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"f2dcfac26e904cfdddffcc818053434d400a01f1a665c01b6decbc3ed0e52f24","last_reissued_at":"2026-07-05T08:36:50.075861Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T08:36:50.075861Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Hypervisor Extension for a RISC-V Processor","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Alex Pajuelo, Beatriz Otero, Enric Morancho, Eva Rodr\\'iguez, Jaume Gauchola, Javier Salamero, Javier Verd\\'u, JuanJos\\'e Costa, Max Doblas, Ramon Canal, Xavier Carril","submitted_at":"2024-06-12T14:17:21Z","abstract_excerpt":"This paper describes our experience implementing a Hypervisor extension for a 64-bit RISC-V processor. We describe the design process and the main required parts with a brief explanation of each one."},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2406.17796","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2406.17796/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2406.17796","created_at":"2026-07-05T08:36:50.075928+00:00"},{"alias_kind":"arxiv_version","alias_value":"2406.17796v1","created_at":"2026-07-05T08:36:50.075928+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2406.17796","created_at":"2026-07-05T08:36:50.075928+00:00"},{"alias_kind":"pith_short_12","alias_value":"6LOPVQTOSBGP","created_at":"2026-07-05T08:36:50.075928+00:00"},{"alias_kind":"pith_short_16","alias_value":"6LOPVQTOSBGP3XP7","created_at":"2026-07-05T08:36:50.075928+00:00"},{"alias_kind":"pith_short_8","alias_value":"6LOPVQTO","created_at":"2026-07-05T08:36:50.075928+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2411.12444","citing_title":"Advancing Cloud Computing Capabilities on gem5 by Implementing the RISC-V Hypervisor Extension","ref_index":18,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV","json":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV.json","graph_json":"https://pith.science/api/pith-number/6LOPVQTOSBGP3XP7ZSAYAU2DJV/graph.json","events_json":"https://pith.science/api/pith-number/6LOPVQTOSBGP3XP7ZSAYAU2DJV/events.json","paper":"https://pith.science/paper/6LOPVQTO"},"agent_actions":{"view_html":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV","download_json":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV.json","view_paper":"https://pith.science/paper/6LOPVQTO","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2406.17796&json=true","fetch_graph":"https://pith.science/api/pith-number/6LOPVQTOSBGP3XP7ZSAYAU2DJV/graph.json","fetch_events":"https://pith.science/api/pith-number/6LOPVQTOSBGP3XP7ZSAYAU2DJV/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV/action/timestamp_anchor","attest_storage":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV/action/storage_attestation","attest_author":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV/action/author_attestation","sign_citation":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV/action/citation_signature","submit_replication":"https://pith.science/pith/6LOPVQTOSBGP3XP7ZSAYAU2DJV/action/replication_record"}},"created_at":"2026-07-05T08:36:50.075928+00:00","updated_at":"2026-07-05T08:36:50.075928+00:00"}