{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2007:ABJBDTTD72QYKKSB6VVGX66POB","short_pith_number":"pith:ABJBDTTD","schema_version":"1.0","canonical_sha256":"005211ce63fea1852a41f56a6bfbcf70666a3054f715e025d4b869083fd59ee6","source":{"kind":"arxiv","id":"0710.4763","version":1},"attestation_state":"computed","paper":{"title":"Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Frank Poehl, Martin Kaibel, Matthias Beck, Olivier Barondeau, Ron Press, Xijiang Lin","submitted_at":"2007-10-25T09:55:27Z","abstract_excerpt":"This paper addresses delay test for SOC devices with high frequency clock domains. A logic design for on-chip high-speed clock generation, implemented to avoid expensive test equipment, is described in detail. Techniques for on-chip clock generation, meant to reduce test vector count and to increase test quality, are discussed. ATPG results for the proposed techniques are given."},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"0710.4763","kind":"arxiv","version":1},"metadata":{"license":"","primary_cat":"cs.AR","submitted_at":"2007-10-25T09:55:27Z","cross_cats_sorted":[],"title_canon_sha256":"6898c0c2f426381fe2c02262e2165f743bbeffdb1741d31f3ec3fd61fd0bac16","abstract_canon_sha256":"4de0cc0d3dfc5ba0aefbc18acfda4913736cbf42f6c35a7eb5bd0f7d54b2eaa1"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-18T04:09:05.331954Z","signature_b64":"4E+7uzQRIcAfvINeRXFygizHZCSAW/9vuTVZDCB3iJh92UfQPpvlNorEHyX2etQYBuHEuu1xH4hlD9YHqFzOAQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"005211ce63fea1852a41f56a6bfbcf70666a3054f715e025d4b869083fd59ee6","last_reissued_at":"2026-05-18T04:09:05.331300Z","signature_status":"signed_v1","first_computed_at":"2026-05-18T04:09:05.331300Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Logic Design for On-Chip Test Clock Generation - Implementation Details and Impact on Delay Test Quality","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Frank Poehl, Martin Kaibel, Matthias Beck, Olivier Barondeau, Ron Press, Xijiang Lin","submitted_at":"2007-10-25T09:55:27Z","abstract_excerpt":"This paper addresses delay test for SOC devices with high frequency clock domains. A logic design for on-chip high-speed clock generation, implemented to avoid expensive test equipment, is described in detail. Techniques for on-chip clock generation, meant to reduce test vector count and to increase test quality, are discussed. ATPG results for the proposed techniques are given."},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"0710.4763","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"0710.4763","created_at":"2026-05-18T04:09:05.331416+00:00"},{"alias_kind":"arxiv_version","alias_value":"0710.4763v1","created_at":"2026-05-18T04:09:05.331416+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.0710.4763","created_at":"2026-05-18T04:09:05.331416+00:00"},{"alias_kind":"pith_short_12","alias_value":"ABJBDTTD72QY","created_at":"2026-05-18T12:25:55.427421+00:00"},{"alias_kind":"pith_short_16","alias_value":"ABJBDTTD72QYKKSB","created_at":"2026-05-18T12:25:55.427421+00:00"},{"alias_kind":"pith_short_8","alias_value":"ABJBDTTD","created_at":"2026-05-18T12:25:55.427421+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB","json":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB.json","graph_json":"https://pith.science/api/pith-number/ABJBDTTD72QYKKSB6VVGX66POB/graph.json","events_json":"https://pith.science/api/pith-number/ABJBDTTD72QYKKSB6VVGX66POB/events.json","paper":"https://pith.science/paper/ABJBDTTD"},"agent_actions":{"view_html":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB","download_json":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB.json","view_paper":"https://pith.science/paper/ABJBDTTD","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=0710.4763&json=true","fetch_graph":"https://pith.science/api/pith-number/ABJBDTTD72QYKKSB6VVGX66POB/graph.json","fetch_events":"https://pith.science/api/pith-number/ABJBDTTD72QYKKSB6VVGX66POB/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB/action/timestamp_anchor","attest_storage":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB/action/storage_attestation","attest_author":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB/action/author_attestation","sign_citation":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB/action/citation_signature","submit_replication":"https://pith.science/pith/ABJBDTTD72QYKKSB6VVGX66POB/action/replication_record"}},"created_at":"2026-05-18T04:09:05.331416+00:00","updated_at":"2026-05-18T04:09:05.331416+00:00"}