{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2019:BHTZBS5WKMPUTVOVFVG5TRIM4P","short_pith_number":"pith:BHTZBS5W","schema_version":"1.0","canonical_sha256":"09e790cbb6531f49d5d52d4dd9c50ce3efb82a0c934ec1842e6d039017c841f5","source":{"kind":"arxiv","id":"1906.09395","version":1},"attestation_state":"computed","paper":{"title":"Adaptive Precision CNN Accelerator Using Radix-X Parallel Connected Memristor Crossbars","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","eess.IV"],"primary_cat":"eess.SP","authors_text":"Jaeheum Lee, Jason K. Eshraghian, Kamran Eshraghian, Kyoungrok Cho","submitted_at":"2019-06-22T06:14:24Z","abstract_excerpt":"Neural processor development is reducing our reliance on remote server access to process deep learning operations in an increasingly edge-driven world. By employing in-memory processing, parallelization techniques, and algorithm-hardware co-design, memristor crossbar arrays are known to efficiently compute large scale matrix-vector multiplications. However, state-of-the-art implementations of negative weights require duplicative column wires, and high precision weights using single-bit memristors further distributes computations. These constraints dramatically increase chip area and resistive "},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"1906.09395","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"eess.SP","submitted_at":"2019-06-22T06:14:24Z","cross_cats_sorted":["cs.AR","eess.IV"],"title_canon_sha256":"8d0a69b62aac8df663500b209e6bda16876f5b550a7607af5203ec9494de32fd","abstract_canon_sha256":"e23b22d80a1c187ef9320e411523bab4bf1317df22ec129c949e3ecea90d6e60"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-17T23:42:38.259415Z","signature_b64":"XNhuxxYNr/5hHEWewJWobYdGjA0WVr18gp8EAY6dDsElZHgdsiGulym+5lgOLuJpH758pV36WNSiL0STH5/yBw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"09e790cbb6531f49d5d52d4dd9c50ce3efb82a0c934ec1842e6d039017c841f5","last_reissued_at":"2026-05-17T23:42:38.258730Z","signature_status":"signed_v1","first_computed_at":"2026-05-17T23:42:38.258730Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Adaptive Precision CNN Accelerator Using Radix-X Parallel Connected Memristor Crossbars","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","eess.IV"],"primary_cat":"eess.SP","authors_text":"Jaeheum Lee, Jason K. Eshraghian, Kamran Eshraghian, Kyoungrok Cho","submitted_at":"2019-06-22T06:14:24Z","abstract_excerpt":"Neural processor development is reducing our reliance on remote server access to process deep learning operations in an increasingly edge-driven world. By employing in-memory processing, parallelization techniques, and algorithm-hardware co-design, memristor crossbar arrays are known to efficiently compute large scale matrix-vector multiplications. However, state-of-the-art implementations of negative weights require duplicative column wires, and high precision weights using single-bit memristors further distributes computations. These constraints dramatically increase chip area and resistive "},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"1906.09395","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"1906.09395","created_at":"2026-05-17T23:42:38.258847+00:00"},{"alias_kind":"arxiv_version","alias_value":"1906.09395v1","created_at":"2026-05-17T23:42:38.258847+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.1906.09395","created_at":"2026-05-17T23:42:38.258847+00:00"},{"alias_kind":"pith_short_12","alias_value":"BHTZBS5WKMPU","created_at":"2026-05-18T12:33:12.712433+00:00"},{"alias_kind":"pith_short_16","alias_value":"BHTZBS5WKMPUTVOV","created_at":"2026-05-18T12:33:12.712433+00:00"},{"alias_kind":"pith_short_8","alias_value":"BHTZBS5W","created_at":"2026-05-18T12:33:12.712433+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"1907.09078","citing_title":"Reconfigurable multiplier architecture based on memristor-cmos with higher flexibility","ref_index":4,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P","json":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P.json","graph_json":"https://pith.science/api/pith-number/BHTZBS5WKMPUTVOVFVG5TRIM4P/graph.json","events_json":"https://pith.science/api/pith-number/BHTZBS5WKMPUTVOVFVG5TRIM4P/events.json","paper":"https://pith.science/paper/BHTZBS5W"},"agent_actions":{"view_html":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P","download_json":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P.json","view_paper":"https://pith.science/paper/BHTZBS5W","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=1906.09395&json=true","fetch_graph":"https://pith.science/api/pith-number/BHTZBS5WKMPUTVOVFVG5TRIM4P/graph.json","fetch_events":"https://pith.science/api/pith-number/BHTZBS5WKMPUTVOVFVG5TRIM4P/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P/action/timestamp_anchor","attest_storage":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P/action/storage_attestation","attest_author":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P/action/author_attestation","sign_citation":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P/action/citation_signature","submit_replication":"https://pith.science/pith/BHTZBS5WKMPUTVOVFVG5TRIM4P/action/replication_record"}},"created_at":"2026-05-17T23:42:38.258847+00:00","updated_at":"2026-05-17T23:42:38.258847+00:00"}