{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:CKQO3OGFRINOG3HO4DDHWCF5J6","short_pith_number":"pith:CKQO3OGF","schema_version":"1.0","canonical_sha256":"12a0edb8c58a1ae36ceee0c67b08bd4fa90649bc4970f5197cefc5a333934797","source":{"kind":"arxiv","id":"2507.19570","version":1},"attestation_state":"computed","paper":{"title":"MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.MA"],"primary_cat":"cs.AR","authors_text":"Ang Li, Gang Qu, Wanghao Ye, Yexiao He, Yiran Chen, Yiting Wang","submitted_at":"2025-07-25T17:16:26Z","abstract_excerpt":"This paper presents MCP4EDA, the first Model Context Protocol server that enables Large Language Models (LLMs) to control and optimize the complete open-source RTL-to-GDSII design flow through natural language interaction. The system integrates Yosys synthesis, Icarus Verilog simulation, OpenLane place-and-route, GTKWave analysis, and KLayout visualization into a unified LLM-accessible interface, enabling designers to execute complex multi-tool EDA workflows conversationally via AI assistants such as Claude Desktop and Cursor IDE. The principal contribution is a backend-aware synthesis optimiz"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2507.19570","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2025-07-25T17:16:26Z","cross_cats_sorted":["cs.MA"],"title_canon_sha256":"dca6293b666051604e4ce36416688ff61bf1c864b2e91dd57a4c60207d27e83d","abstract_canon_sha256":"0f81808d5b80c69401c9ff5526af66cedeae7982cfa6eba20b2bd46560a74445"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T11:43:36.754289Z","signature_b64":"5pr9Jek8q2fhrQJrMuS+jkaICIi+TRvBEJG12nTVDfeH9gcfWV970A8nemb/TdP4dWjI+jvT4/Mha2lAqvpmDw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"12a0edb8c58a1ae36ceee0c67b08bd4fa90649bc4970f5197cefc5a333934797","last_reissued_at":"2026-07-05T11:43:36.753729Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T11:43:36.753729Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis Optimization","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.MA"],"primary_cat":"cs.AR","authors_text":"Ang Li, Gang Qu, Wanghao Ye, Yexiao He, Yiran Chen, Yiting Wang","submitted_at":"2025-07-25T17:16:26Z","abstract_excerpt":"This paper presents MCP4EDA, the first Model Context Protocol server that enables Large Language Models (LLMs) to control and optimize the complete open-source RTL-to-GDSII design flow through natural language interaction. The system integrates Yosys synthesis, Icarus Verilog simulation, OpenLane place-and-route, GTKWave analysis, and KLayout visualization into a unified LLM-accessible interface, enabling designers to execute complex multi-tool EDA workflows conversationally via AI assistants such as Claude Desktop and Cursor IDE. The principal contribution is a backend-aware synthesis optimiz"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2507.19570","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2507.19570/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2507.19570","created_at":"2026-07-05T11:43:36.753798+00:00"},{"alias_kind":"arxiv_version","alias_value":"2507.19570v1","created_at":"2026-07-05T11:43:36.753798+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2507.19570","created_at":"2026-07-05T11:43:36.753798+00:00"},{"alias_kind":"pith_short_12","alias_value":"CKQO3OGFRINO","created_at":"2026-07-05T11:43:36.753798+00:00"},{"alias_kind":"pith_short_16","alias_value":"CKQO3OGFRINOG3HO","created_at":"2026-07-05T11:43:36.753798+00:00"},{"alias_kind":"pith_short_8","alias_value":"CKQO3OGF","created_at":"2026-07-05T11:43:36.753798+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":4,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.27350","citing_title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","ref_index":108,"is_internal_anchor":false},{"citing_arxiv_id":"2606.27350","citing_title":"CHIA: An open-source framework for principled, agentic AI-driven hardware/software co-design research","ref_index":109,"is_internal_anchor":false},{"citing_arxiv_id":"2605.06936","citing_title":"Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing","ref_index":17,"is_internal_anchor":false},{"citing_arxiv_id":"2605.06936","citing_title":"Bridging the Last Mile of Circuit Design: PostEDA-Bench, a Hierarchical Benchmark for PPA Convergence and DRC Fixing","ref_index":17,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6","json":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6.json","graph_json":"https://pith.science/api/pith-number/CKQO3OGFRINOG3HO4DDHWCF5J6/graph.json","events_json":"https://pith.science/api/pith-number/CKQO3OGFRINOG3HO4DDHWCF5J6/events.json","paper":"https://pith.science/paper/CKQO3OGF"},"agent_actions":{"view_html":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6","download_json":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6.json","view_paper":"https://pith.science/paper/CKQO3OGF","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2507.19570&json=true","fetch_graph":"https://pith.science/api/pith-number/CKQO3OGFRINOG3HO4DDHWCF5J6/graph.json","fetch_events":"https://pith.science/api/pith-number/CKQO3OGFRINOG3HO4DDHWCF5J6/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6/action/timestamp_anchor","attest_storage":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6/action/storage_attestation","attest_author":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6/action/author_attestation","sign_citation":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6/action/citation_signature","submit_replication":"https://pith.science/pith/CKQO3OGFRINOG3HO4DDHWCF5J6/action/replication_record"}},"created_at":"2026-07-05T11:43:36.753798+00:00","updated_at":"2026-07-05T11:43:36.753798+00:00"}