{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:CPQD4NSXC4WGBFF53FFDPLJJ6W","short_pith_number":"pith:CPQD4NSX","schema_version":"1.0","canonical_sha256":"13e03e3657172c6094bdd94a37ad29f5ab8231b09a3324c977ab12de7ac187df","source":{"kind":"arxiv","id":"2507.08406","version":2},"attestation_state":"computed","paper":{"title":"CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.DC"],"primary_cat":"cs.AR","authors_text":"Ningyi Xu, Peijun Ma, Weigang Feng, Yijia Zhang, Yi Wang, Zekun Wang, Zhengyang Wang","submitted_at":"2025-07-11T08:27:32Z","abstract_excerpt":"As transistor counts in a single chip exceed tens of billions, the complexity of RTL-level simulation and verification has grown exponentially, often extending simulation campaigns to several months. In industry practice, RTL simulation is divided into two phases: functional debug and system validation. While system validation demands high simulation speed and is typically accelerated using FPGAs, functional debug relies on rapid compilation-rendering multi-core CPUs the primary choice. However, the limited simulation speed of CPUs has become a major bottleneck. To address this challenge, we p"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2507.08406","kind":"arxiv","version":2},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2025-07-11T08:27:32Z","cross_cats_sorted":["cs.DC"],"title_canon_sha256":"903f686dc02c96290de97db9871eaefd2fc112e2d06eecb45a5a3364e60888dc","abstract_canon_sha256":"51127f1336b2dfb7cf31906e3d752760944135b5aa17916810e126a78625f4f0"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T12:03:49.896830Z","signature_b64":"NIiXSIii2W//YKMfo6fQF4pCY1cjCpZ9hhcnL8h6fef3dHtF0U8MmDgk5hFCSQqabe9VNoR5YlmvPiqnRFRDBA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"13e03e3657172c6094bdd94a37ad29f5ab8231b09a3324c977ab12de7ac187df","last_reissued_at":"2026-07-05T12:03:49.896277Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T12:03:49.896277Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"CCSS: Hardware-Accelerated RTL Simulation with Fast Combinational Logic Computing and Sequential Logic Synchronization","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.DC"],"primary_cat":"cs.AR","authors_text":"Ningyi Xu, Peijun Ma, Weigang Feng, Yijia Zhang, Yi Wang, Zekun Wang, Zhengyang Wang","submitted_at":"2025-07-11T08:27:32Z","abstract_excerpt":"As transistor counts in a single chip exceed tens of billions, the complexity of RTL-level simulation and verification has grown exponentially, often extending simulation campaigns to several months. In industry practice, RTL simulation is divided into two phases: functional debug and system validation. While system validation demands high simulation speed and is typically accelerated using FPGAs, functional debug relies on rapid compilation-rendering multi-core CPUs the primary choice. However, the limited simulation speed of CPUs has become a major bottleneck. To address this challenge, we p"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2507.08406","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2507.08406/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2507.08406","created_at":"2026-07-05T12:03:49.896355+00:00"},{"alias_kind":"arxiv_version","alias_value":"2507.08406v2","created_at":"2026-07-05T12:03:49.896355+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2507.08406","created_at":"2026-07-05T12:03:49.896355+00:00"},{"alias_kind":"pith_short_12","alias_value":"CPQD4NSXC4WG","created_at":"2026-07-05T12:03:49.896355+00:00"},{"alias_kind":"pith_short_16","alias_value":"CPQD4NSXC4WGBFF5","created_at":"2026-07-05T12:03:49.896355+00:00"},{"alias_kind":"pith_short_8","alias_value":"CPQD4NSX","created_at":"2026-07-05T12:03:49.896355+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W","json":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W.json","graph_json":"https://pith.science/api/pith-number/CPQD4NSXC4WGBFF53FFDPLJJ6W/graph.json","events_json":"https://pith.science/api/pith-number/CPQD4NSXC4WGBFF53FFDPLJJ6W/events.json","paper":"https://pith.science/paper/CPQD4NSX"},"agent_actions":{"view_html":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W","download_json":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W.json","view_paper":"https://pith.science/paper/CPQD4NSX","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2507.08406&json=true","fetch_graph":"https://pith.science/api/pith-number/CPQD4NSXC4WGBFF53FFDPLJJ6W/graph.json","fetch_events":"https://pith.science/api/pith-number/CPQD4NSXC4WGBFF53FFDPLJJ6W/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W/action/timestamp_anchor","attest_storage":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W/action/storage_attestation","attest_author":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W/action/author_attestation","sign_citation":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W/action/citation_signature","submit_replication":"https://pith.science/pith/CPQD4NSXC4WGBFF53FFDPLJJ6W/action/replication_record"}},"created_at":"2026-07-05T12:03:49.896355+00:00","updated_at":"2026-07-05T12:03:49.896355+00:00"}