{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:CQJN4RNEXJ2BHQCCTQQ63TQXLI","short_pith_number":"pith:CQJN4RNE","schema_version":"1.0","canonical_sha256":"1412de45a4ba7413c0429c21edce175a2088be22a26d3c5a924544d73e958cba","source":{"kind":"arxiv","id":"2302.02969","version":3},"attestation_state":"computed","paper":{"title":"CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Bruno S\\'a, Davide Rossi, Jos\\'e Martins, Luca Benini, Luca Valente, Sandro Pinto","submitted_at":"2023-02-06T17:59:35Z","abstract_excerpt":"Virtualization is a key technology used in a wide range of applications, from cloud computing to embedded systems. Over the last few years, mainstream computer architectures were extended with hardware virtualization support, giving rise to a set of virtualization technologies (e.g., Intel VT, Arm VE) that are now proliferating in modern processors and SoCs. In this article, we describe our work on hardware virtualization support in the RISC-V CVA6 core. Our contribution is multifold and encompasses architecture, microarchitecture, and design space exploration. In particular, we highlight the "},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2302.02969","kind":"arxiv","version":3},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2023-02-06T17:59:35Z","cross_cats_sorted":[],"title_canon_sha256":"8e1d2afb4e063c0e30e7e7d6571587ec7b258824054919aa7fe54df7d751610a","abstract_canon_sha256":"120dad7497c9c46140f5d483bbef472d3c5e1b3d838206554753b887f35213a3"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T06:37:31.214456Z","signature_b64":"MjT5j8vuwulKrpILvZ0Wfb7aaj3UDQyEER/7glS1XlqDGqwS/+evFw64wX1j9YxY8MKJcmJecy4+7upyUyjnCQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"1412de45a4ba7413c0429c21edce175a2088be22a26d3c5a924544d73e958cba","last_reissued_at":"2026-07-05T06:37:31.213824Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T06:37:31.213824Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Bruno S\\'a, Davide Rossi, Jos\\'e Martins, Luca Benini, Luca Valente, Sandro Pinto","submitted_at":"2023-02-06T17:59:35Z","abstract_excerpt":"Virtualization is a key technology used in a wide range of applications, from cloud computing to embedded systems. Over the last few years, mainstream computer architectures were extended with hardware virtualization support, giving rise to a set of virtualization technologies (e.g., Intel VT, Arm VE) that are now proliferating in modern processors and SoCs. In this article, we describe our work on hardware virtualization support in the RISC-V CVA6 core. Our contribution is multifold and encompasses architecture, microarchitecture, and design space exploration. In particular, we highlight the "},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2302.02969","kind":"arxiv","version":3},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2302.02969/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2302.02969","created_at":"2026-07-05T06:37:31.213927+00:00"},{"alias_kind":"arxiv_version","alias_value":"2302.02969v3","created_at":"2026-07-05T06:37:31.213927+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2302.02969","created_at":"2026-07-05T06:37:31.213927+00:00"},{"alias_kind":"pith_short_12","alias_value":"CQJN4RNEXJ2B","created_at":"2026-07-05T06:37:31.213927+00:00"},{"alias_kind":"pith_short_16","alias_value":"CQJN4RNEXJ2BHQCC","created_at":"2026-07-05T06:37:31.213927+00:00"},{"alias_kind":"pith_short_8","alias_value":"CQJN4RNE","created_at":"2026-07-05T06:37:31.213927+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2411.12444","citing_title":"Advancing Cloud Computing Capabilities on gem5 by Implementing the RISC-V Hypervisor Extension","ref_index":27,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI","json":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI.json","graph_json":"https://pith.science/api/pith-number/CQJN4RNEXJ2BHQCCTQQ63TQXLI/graph.json","events_json":"https://pith.science/api/pith-number/CQJN4RNEXJ2BHQCCTQQ63TQXLI/events.json","paper":"https://pith.science/paper/CQJN4RNE"},"agent_actions":{"view_html":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI","download_json":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI.json","view_paper":"https://pith.science/paper/CQJN4RNE","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2302.02969&json=true","fetch_graph":"https://pith.science/api/pith-number/CQJN4RNEXJ2BHQCCTQQ63TQXLI/graph.json","fetch_events":"https://pith.science/api/pith-number/CQJN4RNEXJ2BHQCCTQQ63TQXLI/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI/action/timestamp_anchor","attest_storage":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI/action/storage_attestation","attest_author":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI/action/author_attestation","sign_citation":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI/action/citation_signature","submit_replication":"https://pith.science/pith/CQJN4RNEXJ2BHQCCTQQ63TQXLI/action/replication_record"}},"created_at":"2026-07-05T06:37:31.213927+00:00","updated_at":"2026-07-05T06:37:31.213927+00:00"}