{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:CQSBX53LEZSOXW66UKUMAVQKVN","short_pith_number":"pith:CQSBX53L","schema_version":"1.0","canonical_sha256":"14241bf76b2664ebdbdea2a8c0560aab4fc3e800ea1c897a243a4ae4d8fbc4ac","source":{"kind":"arxiv","id":"2506.23405","version":1},"attestation_state":"computed","paper":{"title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.ET","authors_text":"Faaiq Waqar, Ming-Yen Lee, Seongkwang Lim, Seongwon Yoon, Shimeng Yu","submitted_at":"2025-06-29T21:55:58Z","abstract_excerpt":"In contemporary general-purpose graphics processing units (GPGPUs), the continued increase in raw arithmetic throughput is constrained by the capabilities of the register file (single-cycle) and last-level cache (high bandwidth), which require the delivery of operands at a cadence demanded by wide single-instruction multiple-data (SIMD) lanes. Enhancing the capacity, density, or bandwidth of these memories can unlock substantial performance gains; however, the recent stagnation of SRAM bit-cell scaling leads to inequivalent losses in compute density.\n  To address the challenges posed by SRAM's"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2506.23405","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.ET","submitted_at":"2025-06-29T21:55:58Z","cross_cats_sorted":["cs.AR"],"title_canon_sha256":"d961fbf68f38b80ae5d9f2773ba5bdfb363331ebe86af78f00d590723d17a1dd","abstract_canon_sha256":"748e7762ebea8431ac67d3c19ca4ec41e647bc6f0e25e6ecf4a91461bf7c3313"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T11:29:21.136851Z","signature_b64":"oRUpKf5hq1E5E/bFZbAgDKCTsr0S4eHZqhxJPdr9Tsy+K63vq8ITsDnWPh5bkE9uIkrt3oeJBViTOaZJ0gyGCQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"14241bf76b2664ebdbdea2a8c0560aab4fc3e800ea1c897a243a4ae4d8fbc4ac","last_reissued_at":"2026-07-05T11:29:21.136340Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T11:29:21.136340Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"CMOS+X: Stacking Persistent Embedded Memories based on Oxide Transistors upon GPGPU Platforms","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.ET","authors_text":"Faaiq Waqar, Ming-Yen Lee, Seongkwang Lim, Seongwon Yoon, Shimeng Yu","submitted_at":"2025-06-29T21:55:58Z","abstract_excerpt":"In contemporary general-purpose graphics processing units (GPGPUs), the continued increase in raw arithmetic throughput is constrained by the capabilities of the register file (single-cycle) and last-level cache (high bandwidth), which require the delivery of operands at a cadence demanded by wide single-instruction multiple-data (SIMD) lanes. Enhancing the capacity, density, or bandwidth of these memories can unlock substantial performance gains; however, the recent stagnation of SRAM bit-cell scaling leads to inequivalent losses in compute density.\n  To address the challenges posed by SRAM's"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2506.23405","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2506.23405/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2506.23405","created_at":"2026-07-05T11:29:21.136399+00:00"},{"alias_kind":"arxiv_version","alias_value":"2506.23405v1","created_at":"2026-07-05T11:29:21.136399+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2506.23405","created_at":"2026-07-05T11:29:21.136399+00:00"},{"alias_kind":"pith_short_12","alias_value":"CQSBX53LEZSO","created_at":"2026-07-05T11:29:21.136399+00:00"},{"alias_kind":"pith_short_16","alias_value":"CQSBX53LEZSOXW66","created_at":"2026-07-05T11:29:21.136399+00:00"},{"alias_kind":"pith_short_8","alias_value":"CQSBX53L","created_at":"2026-07-05T11:29:21.136399+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2508.08457","citing_title":"Architecting Long-Context LLM Acceleration with Packing-Prefetch Scheduler and Ultra-Large Capacity On-Chip Memories","ref_index":4,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN","json":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN.json","graph_json":"https://pith.science/api/pith-number/CQSBX53LEZSOXW66UKUMAVQKVN/graph.json","events_json":"https://pith.science/api/pith-number/CQSBX53LEZSOXW66UKUMAVQKVN/events.json","paper":"https://pith.science/paper/CQSBX53L"},"agent_actions":{"view_html":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN","download_json":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN.json","view_paper":"https://pith.science/paper/CQSBX53L","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2506.23405&json=true","fetch_graph":"https://pith.science/api/pith-number/CQSBX53LEZSOXW66UKUMAVQKVN/graph.json","fetch_events":"https://pith.science/api/pith-number/CQSBX53LEZSOXW66UKUMAVQKVN/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN/action/timestamp_anchor","attest_storage":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN/action/storage_attestation","attest_author":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN/action/author_attestation","sign_citation":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN/action/citation_signature","submit_replication":"https://pith.science/pith/CQSBX53LEZSOXW66UKUMAVQKVN/action/replication_record"}},"created_at":"2026-07-05T11:29:21.136399+00:00","updated_at":"2026-07-05T11:29:21.136399+00:00"}