{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:EH4ZNDK72VJ2BWN6WHKU2HZUWX","short_pith_number":"pith:EH4ZNDK7","schema_version":"1.0","canonical_sha256":"21f9968d5fd553a0d9beb1d54d1f34b5f3171669b195b375cd5178247d22787f","source":{"kind":"arxiv","id":"2412.08769","version":2},"attestation_state":"computed","paper":{"title":"Security Properties for Open-Source Hardware Designs","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.CR","authors_text":"Cade Chabra, Cynthia Sturton, Divya Mankani, Jayden Rogers, Kaki Ryan, Niyaz Shakeel, Samantha Espinosa","submitted_at":"2024-12-11T20:42:28Z","abstract_excerpt":"The hardware security community relies on databases of known vulnerabilities and open-source designs to develop formal verification methods for identifying hardware security flaws. While there are plenty of open-source designs and verification tools, there is a gap in open-source properties addressing these flaws, making it difficult to reproduce prior work and slowing research. This paper aims to bridge that gap.\n  We provide SystemVerilog Assertions for four common designs: OR1200, Hack@DAC 2018's buggy PULPissimo SoC, Hack@DAC 2019's CVA6, and Hack@DAC 2021's buggy OpenPiton SoCs. The prope"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2412.08769","kind":"arxiv","version":2},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.CR","submitted_at":"2024-12-11T20:42:28Z","cross_cats_sorted":["cs.AR"],"title_canon_sha256":"aa65747c7dd9cc77cff844033fa889e759c825efefcb8d4453c827055fa90552","abstract_canon_sha256":"110d699c8090eeabd1ba4afd3954abc1f6ae2443bb8b2968677f4bb81b231172"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T09:49:47.501105Z","signature_b64":"WFNAw5/TRU6ecQVw3dTrD2MflBwppTSvfoBYDzJm959f9/Qk7NtelDkpcaewN059pz6a/iZilj9EH1YQ+/m/BA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"21f9968d5fd553a0d9beb1d54d1f34b5f3171669b195b375cd5178247d22787f","last_reissued_at":"2026-07-05T09:49:47.500688Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T09:49:47.500688Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Security Properties for Open-Source Hardware Designs","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.AR"],"primary_cat":"cs.CR","authors_text":"Cade Chabra, Cynthia Sturton, Divya Mankani, Jayden Rogers, Kaki Ryan, Niyaz Shakeel, Samantha Espinosa","submitted_at":"2024-12-11T20:42:28Z","abstract_excerpt":"The hardware security community relies on databases of known vulnerabilities and open-source designs to develop formal verification methods for identifying hardware security flaws. While there are plenty of open-source designs and verification tools, there is a gap in open-source properties addressing these flaws, making it difficult to reproduce prior work and slowing research. This paper aims to bridge that gap.\n  We provide SystemVerilog Assertions for four common designs: OR1200, Hack@DAC 2018's buggy PULPissimo SoC, Hack@DAC 2019's CVA6, and Hack@DAC 2021's buggy OpenPiton SoCs. The prope"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2412.08769","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2412.08769/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2412.08769","created_at":"2026-07-05T09:49:47.500749+00:00"},{"alias_kind":"arxiv_version","alias_value":"2412.08769v2","created_at":"2026-07-05T09:49:47.500749+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2412.08769","created_at":"2026-07-05T09:49:47.500749+00:00"},{"alias_kind":"pith_short_12","alias_value":"EH4ZNDK72VJ2","created_at":"2026-07-05T09:49:47.500749+00:00"},{"alias_kind":"pith_short_16","alias_value":"EH4ZNDK72VJ2BWN6","created_at":"2026-07-05T09:49:47.500749+00:00"},{"alias_kind":"pith_short_8","alias_value":"EH4ZNDK7","created_at":"2026-07-05T09:49:47.500749+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":2,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2603.01170","citing_title":"ATLAS: AI-Assisted Threat-to-Assertion Learning for System-on-Chip Security Verification","ref_index":44,"is_internal_anchor":false},{"citing_arxiv_id":"2604.15375","citing_title":"VeriCWEty: Embedding enabled Line-Level CWE Detection in Verilog","ref_index":16,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX","json":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX.json","graph_json":"https://pith.science/api/pith-number/EH4ZNDK72VJ2BWN6WHKU2HZUWX/graph.json","events_json":"https://pith.science/api/pith-number/EH4ZNDK72VJ2BWN6WHKU2HZUWX/events.json","paper":"https://pith.science/paper/EH4ZNDK7"},"agent_actions":{"view_html":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX","download_json":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX.json","view_paper":"https://pith.science/paper/EH4ZNDK7","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2412.08769&json=true","fetch_graph":"https://pith.science/api/pith-number/EH4ZNDK72VJ2BWN6WHKU2HZUWX/graph.json","fetch_events":"https://pith.science/api/pith-number/EH4ZNDK72VJ2BWN6WHKU2HZUWX/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX/action/timestamp_anchor","attest_storage":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX/action/storage_attestation","attest_author":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX/action/author_attestation","sign_citation":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX/action/citation_signature","submit_replication":"https://pith.science/pith/EH4ZNDK72VJ2BWN6WHKU2HZUWX/action/replication_record"}},"created_at":"2026-07-05T09:49:47.500749+00:00","updated_at":"2026-07-05T09:49:47.500749+00:00"}