{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2019:F5PUR4PGJII6JM23NKLHZ6GTXJ","short_pith_number":"pith:F5PUR4PG","schema_version":"1.0","canonical_sha256":"2f5f48f1e64a11e4b35b6a967cf8d3ba5a401d7a735661e21d71e6994fb06fa7","source":{"kind":"arxiv","id":"1903.05714","version":3},"attestation_state":"computed","paper":{"title":"Basic Performance Measurements of the Intel Optane DC Persistent Memory Module","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.PF"],"primary_cat":"cs.DC","authors_text":"Amirsaman Memaripour, Jian Yang, Jishen Zhao, Joseph Izraelevitz, Juno Kim, Lu Zhang, Steven Swanson, Subramanya R. Dulloor, Xiao Liu, Yi Xu, Yun Joon Soh, Zixuan Wang","submitted_at":"2019-03-13T21:14:40Z","abstract_excerpt":"Scalable nonvolatile memory DIMMs will finally be commercially available with the release of the Intel Optane DC Persistent Memory Module (or just \"Optane DC PMM\"). This new nonvolatile DIMM supports byte-granularity accesses with access times on the order of DRAM, while also providing data storage that survives power outages. This work comprises the first in-depth, scholarly, performance review of Intel's Optane DC PMM, exploring its capabilities as a main memory device, and as persistent, byte-addressable memory exposed to user-space applications. This report details the technologies perform"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"1903.05714","kind":"arxiv","version":3},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.DC","submitted_at":"2019-03-13T21:14:40Z","cross_cats_sorted":["cs.PF"],"title_canon_sha256":"e0a66dbc98fede465a7bcedad3f9f1afe05de93b8983779498d88cc56060f96f","abstract_canon_sha256":"1dce3c0db7c9b24b8c5f7ada45d9bf6d7dbabfb80f7088f76bd2a2b50a1f3240"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-04T23:52:41.712538Z","signature_b64":"v1NszWzIeAcen7/2z8NKwXtFjbjXhxVrQwXuZv0zFVOe5kX3H1WZkhuktx/fbopehCbYicJm2xuwCg7SNmPRDA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"2f5f48f1e64a11e4b35b6a967cf8d3ba5a401d7a735661e21d71e6994fb06fa7","last_reissued_at":"2026-07-04T23:52:41.712056Z","signature_status":"signed_v1","first_computed_at":"2026-07-04T23:52:41.712056Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Basic Performance Measurements of the Intel Optane DC Persistent Memory Module","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.PF"],"primary_cat":"cs.DC","authors_text":"Amirsaman Memaripour, Jian Yang, Jishen Zhao, Joseph Izraelevitz, Juno Kim, Lu Zhang, Steven Swanson, Subramanya R. Dulloor, Xiao Liu, Yi Xu, Yun Joon Soh, Zixuan Wang","submitted_at":"2019-03-13T21:14:40Z","abstract_excerpt":"Scalable nonvolatile memory DIMMs will finally be commercially available with the release of the Intel Optane DC Persistent Memory Module (or just \"Optane DC PMM\"). This new nonvolatile DIMM supports byte-granularity accesses with access times on the order of DRAM, while also providing data storage that survives power outages. This work comprises the first in-depth, scholarly, performance review of Intel's Optane DC PMM, exploring its capabilities as a main memory device, and as persistent, byte-addressable memory exposed to user-space applications. This report details the technologies perform"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"1903.05714","kind":"arxiv","version":3},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/1903.05714/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"1903.05714","created_at":"2026-07-04T23:52:41.712113+00:00"},{"alias_kind":"arxiv_version","alias_value":"1903.05714v3","created_at":"2026-07-04T23:52:41.712113+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.1903.05714","created_at":"2026-07-04T23:52:41.712113+00:00"},{"alias_kind":"pith_short_12","alias_value":"F5PUR4PGJII6","created_at":"2026-07-04T23:52:41.712113+00:00"},{"alias_kind":"pith_short_16","alias_value":"F5PUR4PGJII6JM23","created_at":"2026-07-04T23:52:41.712113+00:00"},{"alias_kind":"pith_short_8","alias_value":"F5PUR4PG","created_at":"2026-07-04T23:52:41.712113+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":4,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.26138","citing_title":"The Kernel's Write: Application Read-Only Memory","ref_index":6,"is_internal_anchor":false},{"citing_arxiv_id":"1907.02167","citing_title":"To Update or Not To Update?: Bandwidth-Efficient Intelligent Replacement Policies for DRAM Caches","ref_index":35,"is_internal_anchor":false},{"citing_arxiv_id":"1907.02184","citing_title":"TicToc: Enabling Bandwidth-Efficient DRAM Caching for both Hits and Misses in Hybrid Memory Systems","ref_index":10,"is_internal_anchor":false},{"citing_arxiv_id":"2604.02442","citing_title":"WIO: Upload-Enabled Computational Storage on CXL SSDs","ref_index":28,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ","json":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ.json","graph_json":"https://pith.science/api/pith-number/F5PUR4PGJII6JM23NKLHZ6GTXJ/graph.json","events_json":"https://pith.science/api/pith-number/F5PUR4PGJII6JM23NKLHZ6GTXJ/events.json","paper":"https://pith.science/paper/F5PUR4PG"},"agent_actions":{"view_html":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ","download_json":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ.json","view_paper":"https://pith.science/paper/F5PUR4PG","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=1903.05714&json=true","fetch_graph":"https://pith.science/api/pith-number/F5PUR4PGJII6JM23NKLHZ6GTXJ/graph.json","fetch_events":"https://pith.science/api/pith-number/F5PUR4PGJII6JM23NKLHZ6GTXJ/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ/action/timestamp_anchor","attest_storage":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ/action/storage_attestation","attest_author":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ/action/author_attestation","sign_citation":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ/action/citation_signature","submit_replication":"https://pith.science/pith/F5PUR4PGJII6JM23NKLHZ6GTXJ/action/replication_record"}},"created_at":"2026-07-04T23:52:41.712113+00:00","updated_at":"2026-07-04T23:52:41.712113+00:00"}