{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:GLKUG3MZYCEGBVKRTAA4RNOLFH","short_pith_number":"pith:GLKUG3MZ","schema_version":"1.0","canonical_sha256":"32d5436d99c08860d5519801c8b5cb29f7bf29987da91255764bf46fcf8ffabe","source":{"kind":"arxiv","id":"2503.13116","version":4},"attestation_state":"computed","paper":{"title":"VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","cs.LG"],"primary_cat":"cs.CR","authors_text":"Jitendra Bhandari, Johann Knechtel, Likhitha Mankali, Minghao Shao, Mohammed Nabeel, Muhammad Shafique, Ozgur Sinanoglu, Prithwish Basu Roy, Ramesh Karri, Zeng Wang","submitted_at":"2025-03-17T12:38:03Z","abstract_excerpt":"Large language models (LLMs) offer significant potential for coding, yet fine-tuning (FT) with curated data is essential for niche languages like Verilog. Using proprietary intellectual property (IP) for FT presents a serious risk, as FT data can be leaked through LLM inference. This leads to a critical dilemma for design houses: seeking to build externally accessible LLMs offering competitive Verilog coding, how can they leverage in-house IP to enhance FT utility while ensuring IP protection?\n  For the first time in the literature, we study this dilemma. Using LLaMA 3.1-8B, we conduct in-hous"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2503.13116","kind":"arxiv","version":4},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.CR","submitted_at":"2025-03-17T12:38:03Z","cross_cats_sorted":["cs.AR","cs.LG"],"title_canon_sha256":"c2b63879ed08b0fc668f404757c94fd755ef0ca0bafd03408d382289dd0d7ff7","abstract_canon_sha256":"afa6c23a6f90bd8c7e1b99a4830e455bcc6b70dcf98c77c8391731831bfbbdaf"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T11:23:24.814560Z","signature_b64":"lyn/gdoOb3FWjO1fafxRG/J22u7KjXF8lcaypHHkFoMCVh8LElUlLEbRvuBsGyPO6T1lD9XvSYU0MBsiD83pAQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"32d5436d99c08860d5519801c8b5cb29f7bf29987da91255764bf46fcf8ffabe","last_reissued_at":"2026-07-05T11:23:24.814042Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T11:23:24.814042Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"VeriLeaky: Navigating IP Protection vs Utility in Fine-Tuning for LLM-Driven Verilog Coding","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","cs.LG"],"primary_cat":"cs.CR","authors_text":"Jitendra Bhandari, Johann Knechtel, Likhitha Mankali, Minghao Shao, Mohammed Nabeel, Muhammad Shafique, Ozgur Sinanoglu, Prithwish Basu Roy, Ramesh Karri, Zeng Wang","submitted_at":"2025-03-17T12:38:03Z","abstract_excerpt":"Large language models (LLMs) offer significant potential for coding, yet fine-tuning (FT) with curated data is essential for niche languages like Verilog. Using proprietary intellectual property (IP) for FT presents a serious risk, as FT data can be leaked through LLM inference. This leads to a critical dilemma for design houses: seeking to build externally accessible LLMs offering competitive Verilog coding, how can they leverage in-house IP to enhance FT utility while ensuring IP protection?\n  For the first time in the literature, we study this dilemma. Using LLaMA 3.1-8B, we conduct in-hous"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2503.13116","kind":"arxiv","version":4},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2503.13116/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2503.13116","created_at":"2026-07-05T11:23:24.814099+00:00"},{"alias_kind":"arxiv_version","alias_value":"2503.13116v4","created_at":"2026-07-05T11:23:24.814099+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2503.13116","created_at":"2026-07-05T11:23:24.814099+00:00"},{"alias_kind":"pith_short_12","alias_value":"GLKUG3MZYCEG","created_at":"2026-07-05T11:23:24.814099+00:00"},{"alias_kind":"pith_short_16","alias_value":"GLKUG3MZYCEGBVKR","created_at":"2026-07-05T11:23:24.814099+00:00"},{"alias_kind":"pith_short_8","alias_value":"GLKUG3MZ","created_at":"2026-07-05T11:23:24.814099+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":3,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2512.05929","citing_title":"LLM Harms: A Taxonomy and Discussion","ref_index":204,"is_internal_anchor":false},{"citing_arxiv_id":"2604.17093","citing_title":"HarmChip: Evaluating Hardware Security Centric LLM Safety via Jailbreak Benchmarking","ref_index":15,"is_internal_anchor":false},{"citing_arxiv_id":"2604.21952","citing_title":"Focus Session: Hardware and Software Techniques for Accelerating Multimodal Foundation Models","ref_index":68,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH","json":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH.json","graph_json":"https://pith.science/api/pith-number/GLKUG3MZYCEGBVKRTAA4RNOLFH/graph.json","events_json":"https://pith.science/api/pith-number/GLKUG3MZYCEGBVKRTAA4RNOLFH/events.json","paper":"https://pith.science/paper/GLKUG3MZ"},"agent_actions":{"view_html":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH","download_json":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH.json","view_paper":"https://pith.science/paper/GLKUG3MZ","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2503.13116&json=true","fetch_graph":"https://pith.science/api/pith-number/GLKUG3MZYCEGBVKRTAA4RNOLFH/graph.json","fetch_events":"https://pith.science/api/pith-number/GLKUG3MZYCEGBVKRTAA4RNOLFH/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH/action/timestamp_anchor","attest_storage":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH/action/storage_attestation","attest_author":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH/action/author_attestation","sign_citation":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH/action/citation_signature","submit_replication":"https://pith.science/pith/GLKUG3MZYCEGBVKRTAA4RNOLFH/action/replication_record"}},"created_at":"2026-07-05T11:23:24.814099+00:00","updated_at":"2026-07-05T11:23:24.814099+00:00"}