{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:H27U27CY7HBHJA2KB3GXEQSX26","short_pith_number":"pith:H27U27CY","schema_version":"1.0","canonical_sha256":"3ebf4d7c58f9c274834a0ecd724257d7832ae0cc047109945b7eb539cbee72b0","source":{"kind":"arxiv","id":"2410.18582","version":1},"attestation_state":"computed","paper":{"title":"LLM-Aided Efficient Hardware Design Automation","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.SY"],"primary_cat":"eess.SY","authors_text":"Bing Li, Grace Li Zhang, Kangwei Xu, Ruidi Qiu, Ulf Schlichtmann, Zhuorui Zhao","submitted_at":"2024-10-24T09:35:21Z","abstract_excerpt":"With the rapidly increasing complexity of modern chips, hardware engineers are required to invest more effort in tasks such as circuit design, verification, and physical implementation. These workflows often involve continuous modifications, which are labor-intensive and prone to errors. Therefore, there is an increasing need for more efficient and cost-effective Electronic Design Automation (EDA) solutions to accelerate new hardware development. Recently, large language models (LLMs) have made significant advancements in contextual understanding, logical reasoning, and response generation. Si"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2410.18582","kind":"arxiv","version":1},"metadata":{"license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","primary_cat":"eess.SY","submitted_at":"2024-10-24T09:35:21Z","cross_cats_sorted":["cs.SY"],"title_canon_sha256":"d1ebb0e34e560ca296ed0cf2e7bf3e9744de0de05fb372fddfa20cb74d7fd077","abstract_canon_sha256":"86b1e2a297ceae049d22bcfd559ad7e617fcc4998a02a20294159c754960f5c1"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T09:25:10.681367Z","signature_b64":"RHrTgSsKotGU5UhPbGkHOQvoMKLR72u4QosxpuTkQP64F+T06GvoIAJIXRYVNj77n/IpOLUwJLHaIJ8+wazuBw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"3ebf4d7c58f9c274834a0ecd724257d7832ae0cc047109945b7eb539cbee72b0","last_reissued_at":"2026-07-05T09:25:10.680864Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T09:25:10.680864Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"LLM-Aided Efficient Hardware Design Automation","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.SY"],"primary_cat":"eess.SY","authors_text":"Bing Li, Grace Li Zhang, Kangwei Xu, Ruidi Qiu, Ulf Schlichtmann, Zhuorui Zhao","submitted_at":"2024-10-24T09:35:21Z","abstract_excerpt":"With the rapidly increasing complexity of modern chips, hardware engineers are required to invest more effort in tasks such as circuit design, verification, and physical implementation. These workflows often involve continuous modifications, which are labor-intensive and prone to errors. Therefore, there is an increasing need for more efficient and cost-effective Electronic Design Automation (EDA) solutions to accelerate new hardware development. Recently, large language models (LLMs) have made significant advancements in contextual understanding, logical reasoning, and response generation. Si"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2410.18582","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2410.18582/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2410.18582","created_at":"2026-07-05T09:25:10.680923+00:00"},{"alias_kind":"arxiv_version","alias_value":"2410.18582v1","created_at":"2026-07-05T09:25:10.680923+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2410.18582","created_at":"2026-07-05T09:25:10.680923+00:00"},{"alias_kind":"pith_short_12","alias_value":"H27U27CY7HBH","created_at":"2026-07-05T09:25:10.680923+00:00"},{"alias_kind":"pith_short_16","alias_value":"H27U27CY7HBHJA2K","created_at":"2026-07-05T09:25:10.680923+00:00"},{"alias_kind":"pith_short_8","alias_value":"H27U27CY","created_at":"2026-07-05T09:25:10.680923+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":5,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.23759","citing_title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","ref_index":27,"is_internal_anchor":false},{"citing_arxiv_id":"2606.10285","citing_title":"OpenRTLSet: A Fully Open-Source Dataset for Large Language Model-based Verilog Module Design","ref_index":11,"is_internal_anchor":false},{"citing_arxiv_id":"2606.17074","citing_title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","ref_index":111,"is_internal_anchor":false},{"citing_arxiv_id":"2508.15411","citing_title":"Foundational Design Principles and Patterns for Building Robust and Adaptive GenAI-Native Systems","ref_index":64,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23602","citing_title":"TimingLLM: A Two-Stage Retrieval-Augmented Framework for Pre-Synthesis Timing Prediction from Verilog","ref_index":7,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26","json":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26.json","graph_json":"https://pith.science/api/pith-number/H27U27CY7HBHJA2KB3GXEQSX26/graph.json","events_json":"https://pith.science/api/pith-number/H27U27CY7HBHJA2KB3GXEQSX26/events.json","paper":"https://pith.science/paper/H27U27CY"},"agent_actions":{"view_html":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26","download_json":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26.json","view_paper":"https://pith.science/paper/H27U27CY","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2410.18582&json=true","fetch_graph":"https://pith.science/api/pith-number/H27U27CY7HBHJA2KB3GXEQSX26/graph.json","fetch_events":"https://pith.science/api/pith-number/H27U27CY7HBHJA2KB3GXEQSX26/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26/action/timestamp_anchor","attest_storage":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26/action/storage_attestation","attest_author":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26/action/author_attestation","sign_citation":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26/action/citation_signature","submit_replication":"https://pith.science/pith/H27U27CY7HBHJA2KB3GXEQSX26/action/replication_record"}},"created_at":"2026-07-05T09:25:10.680923+00:00","updated_at":"2026-07-05T09:25:10.680923+00:00"}