{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:HORNXZFEI6WB742DSTFNUPBMX7","short_pith_number":"pith:HORNXZFE","schema_version":"1.0","canonical_sha256":"3ba2dbe4a447ac1ff34394cada3c2cbffbce33924336c8b411bd67b28f26e287","source":{"kind":"arxiv","id":"2411.16806","version":2},"attestation_state":"computed","paper":{"title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Chi-Ying Tsui, Fengbin Tu, Fengshi Tian, Hui Wu, Jia Chen, Jiakun Zheng, Jie Yang, Jinbo Chen, Jingyu He, Kunming Shao, Mohamad Sawan, Tim Kwang-Ting Cheng, Xiaomeng Wang, Xihao Guan, Yi Deng","submitted_at":"2024-11-25T14:44:39Z","abstract_excerpt":"Digital Computing-in-Memory (DCIM) is an innovative technology that integrates multiply-accumulation (MAC) logic directly into memory arrays to enhance the performance of modern AI computing. However, the need for customized memory cells and logic components currently necessitates significant manual effort in DCIM design. Existing tools for facilitating DCIM macro designs struggle to optimize subcircuit synthesis to meet user-defined performance criteria, thereby limiting the potential system-level acceleration that DCIM can offer. To address these challenges and enable agile design of DCIM ma"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2411.16806","kind":"arxiv","version":2},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2024-11-25T14:44:39Z","cross_cats_sorted":[],"title_canon_sha256":"dcbfc1de1200d1222ae05d86482618602343e8158f851d1131a6e115a3f1a098","abstract_canon_sha256":"b4252473ffb6be573be91b69f009d6c2f6bd72f5945d145f8ebb1072b0bbbd66"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T09:56:56.923455Z","signature_b64":"nbj45HwFM1nSbCGp2mNAlGI1SH6b+szFSpMd22fJCPg2e9n7AiU5Plt2W1w7+J7OYwroP0tB7DCNg1Y0miCNAw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"3ba2dbe4a447ac1ff34394cada3c2cbffbce33924336c8b411bd67b28f26e287","last_reissued_at":"2026-07-05T09:56:56.922957Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T09:56:56.922957Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"SynDCIM: A Performance-Aware Digital Computing-in-Memory Compiler with Multi-Spec-Oriented Subcircuit Synthesis","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Chi-Ying Tsui, Fengbin Tu, Fengshi Tian, Hui Wu, Jia Chen, Jiakun Zheng, Jie Yang, Jinbo Chen, Jingyu He, Kunming Shao, Mohamad Sawan, Tim Kwang-Ting Cheng, Xiaomeng Wang, Xihao Guan, Yi Deng","submitted_at":"2024-11-25T14:44:39Z","abstract_excerpt":"Digital Computing-in-Memory (DCIM) is an innovative technology that integrates multiply-accumulation (MAC) logic directly into memory arrays to enhance the performance of modern AI computing. However, the need for customized memory cells and logic components currently necessitates significant manual effort in DCIM design. Existing tools for facilitating DCIM macro designs struggle to optimize subcircuit synthesis to meet user-defined performance criteria, thereby limiting the potential system-level acceleration that DCIM can offer. To address these challenges and enable agile design of DCIM ma"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2411.16806","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2411.16806/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2411.16806","created_at":"2026-07-05T09:56:56.923018+00:00"},{"alias_kind":"arxiv_version","alias_value":"2411.16806v2","created_at":"2026-07-05T09:56:56.923018+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2411.16806","created_at":"2026-07-05T09:56:56.923018+00:00"},{"alias_kind":"pith_short_12","alias_value":"HORNXZFEI6WB","created_at":"2026-07-05T09:56:56.923018+00:00"},{"alias_kind":"pith_short_16","alias_value":"HORNXZFEI6WB742D","created_at":"2026-07-05T09:56:56.923018+00:00"},{"alias_kind":"pith_short_8","alias_value":"HORNXZFE","created_at":"2026-07-05T09:56:56.923018+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2502.00687","citing_title":"A Flexible Precision Scaling Deep Neural Network Accelerator with Efficient Weight Combination","ref_index":15,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7","json":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7.json","graph_json":"https://pith.science/api/pith-number/HORNXZFEI6WB742DSTFNUPBMX7/graph.json","events_json":"https://pith.science/api/pith-number/HORNXZFEI6WB742DSTFNUPBMX7/events.json","paper":"https://pith.science/paper/HORNXZFE"},"agent_actions":{"view_html":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7","download_json":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7.json","view_paper":"https://pith.science/paper/HORNXZFE","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2411.16806&json=true","fetch_graph":"https://pith.science/api/pith-number/HORNXZFEI6WB742DSTFNUPBMX7/graph.json","fetch_events":"https://pith.science/api/pith-number/HORNXZFEI6WB742DSTFNUPBMX7/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7/action/timestamp_anchor","attest_storage":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7/action/storage_attestation","attest_author":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7/action/author_attestation","sign_citation":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7/action/citation_signature","submit_replication":"https://pith.science/pith/HORNXZFEI6WB742DSTFNUPBMX7/action/replication_record"}},"created_at":"2026-07-05T09:56:56.923018+00:00","updated_at":"2026-07-05T09:56:56.923018+00:00"}