{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2022:HTE6SM27PIXK7XVJMA4D3LCXQU","short_pith_number":"pith:HTE6SM27","schema_version":"1.0","canonical_sha256":"3cc9e9335f7a2eafdea960383dac578505b40f706bea2383c7926ea7612891ed","source":{"kind":"arxiv","id":"2201.06618","version":2},"attestation_state":"computed","paper":{"title":"VAQF: Fully Automatic Software-Hardware Co-Design Framework for Low-Bit Vision Transformer","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.CV"],"primary_cat":"cs.LG","authors_text":"Guoliang Kang, Haoyu Ma, Mengshu Sun, Tianlong Chen, Xiaolong Ma, Yanzhi Wang, Yifan Jiang, Zhangyang Wang","submitted_at":"2022-01-17T20:27:52Z","abstract_excerpt":"The transformer architectures with attention mechanisms have obtained success in Nature Language Processing (NLP), and Vision Transformers (ViTs) have recently extended the application domains to various vision tasks. While achieving high performance, ViTs suffer from large model size and high computation complexity that hinders the deployment of them on edge devices. To achieve high throughput on hardware and preserve the model accuracy simultaneously, we propose VAQF, a framework that builds inference accelerators on FPGA platforms for quantized ViTs with binary weights and low-precision act"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2201.06618","kind":"arxiv","version":2},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.LG","submitted_at":"2022-01-17T20:27:52Z","cross_cats_sorted":["cs.CV"],"title_canon_sha256":"c9333d155df9dab1cbde9129d3005d8a40aa1a9ac9e5bb44e6b15404852ae648","abstract_canon_sha256":"9e5a9cde61831296bc2541c6a1e01a0403fe2e7d05664431d21dae03aae4ecc0"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T03:58:05.944286Z","signature_b64":"U1J5O+ipz4LBSLKx8saBlkWV3ks1f/kejxI0pDezACDFCRQCBQSOobXd0jmqCpkKdKYG2iggzMJklItOSksKCw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"3cc9e9335f7a2eafdea960383dac578505b40f706bea2383c7926ea7612891ed","last_reissued_at":"2026-07-05T03:58:05.943757Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T03:58:05.943757Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"VAQF: Fully Automatic Software-Hardware Co-Design Framework for Low-Bit Vision Transformer","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.CV"],"primary_cat":"cs.LG","authors_text":"Guoliang Kang, Haoyu Ma, Mengshu Sun, Tianlong Chen, Xiaolong Ma, Yanzhi Wang, Yifan Jiang, Zhangyang Wang","submitted_at":"2022-01-17T20:27:52Z","abstract_excerpt":"The transformer architectures with attention mechanisms have obtained success in Nature Language Processing (NLP), and Vision Transformers (ViTs) have recently extended the application domains to various vision tasks. While achieving high performance, ViTs suffer from large model size and high computation complexity that hinders the deployment of them on edge devices. To achieve high throughput on hardware and preserve the model accuracy simultaneously, we propose VAQF, a framework that builds inference accelerators on FPGA platforms for quantized ViTs with binary weights and low-precision act"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2201.06618","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2201.06618/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2201.06618","created_at":"2026-07-05T03:58:05.943813+00:00"},{"alias_kind":"arxiv_version","alias_value":"2201.06618v2","created_at":"2026-07-05T03:58:05.943813+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2201.06618","created_at":"2026-07-05T03:58:05.943813+00:00"},{"alias_kind":"pith_short_12","alias_value":"HTE6SM27PIXK","created_at":"2026-07-05T03:58:05.943813+00:00"},{"alias_kind":"pith_short_16","alias_value":"HTE6SM27PIXK7XVJ","created_at":"2026-07-05T03:58:05.943813+00:00"},{"alias_kind":"pith_short_8","alias_value":"HTE6SM27","created_at":"2026-07-05T03:58:05.943813+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":3,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.06515","citing_title":"DxPTA: An Architecture Design Space Exploration with Optical Dataflow-guided Strategy for HW/SW Co-Design of Photonic Transformer Accelerators","ref_index":11,"is_internal_anchor":false},{"citing_arxiv_id":"2606.31938","citing_title":"FlexViT: A Flexible FPGA-based Accelerator for Edge Vision Transformers","ref_index":26,"is_internal_anchor":false},{"citing_arxiv_id":"2604.07628","citing_title":"Trilinear Compute-in-Memory Architecture for Energy-Efficient Transformer Acceleration","ref_index":39,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU","json":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU.json","graph_json":"https://pith.science/api/pith-number/HTE6SM27PIXK7XVJMA4D3LCXQU/graph.json","events_json":"https://pith.science/api/pith-number/HTE6SM27PIXK7XVJMA4D3LCXQU/events.json","paper":"https://pith.science/paper/HTE6SM27"},"agent_actions":{"view_html":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU","download_json":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU.json","view_paper":"https://pith.science/paper/HTE6SM27","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2201.06618&json=true","fetch_graph":"https://pith.science/api/pith-number/HTE6SM27PIXK7XVJMA4D3LCXQU/graph.json","fetch_events":"https://pith.science/api/pith-number/HTE6SM27PIXK7XVJMA4D3LCXQU/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU/action/timestamp_anchor","attest_storage":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU/action/storage_attestation","attest_author":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU/action/author_attestation","sign_citation":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU/action/citation_signature","submit_replication":"https://pith.science/pith/HTE6SM27PIXK7XVJMA4D3LCXQU/action/replication_record"}},"created_at":"2026-07-05T03:58:05.943813+00:00","updated_at":"2026-07-05T03:58:05.943813+00:00"}