{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:JEPUSSQR7KZPV6KLHTOT332W6W","short_pith_number":"pith:JEPUSSQR","schema_version":"1.0","canonical_sha256":"491f494a11fab2faf94b3cdd3def56f596ce3f5cd2fbe33bd5c50854e75977f5","source":{"kind":"arxiv","id":"2401.12224","version":1},"attestation_state":"computed","paper":{"title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AI"],"primary_cat":"cs.AR","authors_text":"Hui-Ling Zhen, Jianye Hao, Junchi Yan, Mingxuan Yuan, Qiang Xu, Ruizhe Zhong, Shixiong Kai, Siyuan Xu, Xingbo Du, Zhentao Tang","submitted_at":"2023-12-28T15:09:14Z","abstract_excerpt":"Driven by Moore's Law, the complexity and scale of modern chip design are increasing rapidly. Electronic Design Automation (EDA) has been widely applied to address the challenges encountered in the full chip design process. However, the evolution of very large-scale integrated circuits has made chip design time-consuming and resource-intensive, requiring substantial prior expert knowledge. Additionally, intermediate human control activities are crucial for seeking optimal solutions. In system design stage, circuits are usually represented with Hardware Description Language (HDL) as a textual f"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2401.12224","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2023-12-28T15:09:14Z","cross_cats_sorted":["cs.AI"],"title_canon_sha256":"a2fc97f1d495afe17e15d76d153ab82e892048a0753da3ddef661829e85109b5","abstract_canon_sha256":"b71b3afa7c40f167c88bd6fa57ffbc5d75cdfb1a4fd0b0a72647e3873c17b4f6"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T07:36:27.306601Z","signature_b64":"kGzSJe+u6bS2TrSGWeFuRCHMXLfBMe3itlmvBHTvsAja08/NH+CPJu5v8iSpe8qnRd+3KxHPe0jFSC9rFp1pAA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"491f494a11fab2faf94b3cdd3def56f596ce3f5cd2fbe33bd5c50854e75977f5","last_reissued_at":"2026-07-05T07:36:27.306095Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T07:36:27.306095Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"LLM4EDA: Emerging Progress in Large Language Models for Electronic Design Automation","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AI"],"primary_cat":"cs.AR","authors_text":"Hui-Ling Zhen, Jianye Hao, Junchi Yan, Mingxuan Yuan, Qiang Xu, Ruizhe Zhong, Shixiong Kai, Siyuan Xu, Xingbo Du, Zhentao Tang","submitted_at":"2023-12-28T15:09:14Z","abstract_excerpt":"Driven by Moore's Law, the complexity and scale of modern chip design are increasing rapidly. Electronic Design Automation (EDA) has been widely applied to address the challenges encountered in the full chip design process. However, the evolution of very large-scale integrated circuits has made chip design time-consuming and resource-intensive, requiring substantial prior expert knowledge. Additionally, intermediate human control activities are crucial for seeking optimal solutions. In system design stage, circuits are usually represented with Hardware Description Language (HDL) as a textual f"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2401.12224","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2401.12224/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2401.12224","created_at":"2026-07-05T07:36:27.306154+00:00"},{"alias_kind":"arxiv_version","alias_value":"2401.12224v1","created_at":"2026-07-05T07:36:27.306154+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2401.12224","created_at":"2026-07-05T07:36:27.306154+00:00"},{"alias_kind":"pith_short_12","alias_value":"JEPUSSQR7KZP","created_at":"2026-07-05T07:36:27.306154+00:00"},{"alias_kind":"pith_short_16","alias_value":"JEPUSSQR7KZPV6KL","created_at":"2026-07-05T07:36:27.306154+00:00"},{"alias_kind":"pith_short_8","alias_value":"JEPUSSQR","created_at":"2026-07-05T07:36:27.306154+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":6,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2506.08332","citing_title":"ORFS-agent: Tool-Using Agents for Chip Design Optimization","ref_index":65,"is_internal_anchor":false},{"citing_arxiv_id":"2509.18847","citing_title":"Failure Makes the Agent Stronger: Enhancing Accuracy through Structured Reflection for Reliable Tool Interactions","ref_index":6,"is_internal_anchor":false},{"citing_arxiv_id":"2604.27643","citing_title":"HAVEN: Hybrid Automated Verification ENgine for UVM Testbench Synthesis with LLMs","ref_index":4,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23195","citing_title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","ref_index":11,"is_internal_anchor":false},{"citing_arxiv_id":"2605.02285","citing_title":"Complexity Horizons of Compressed Models in Analog Circuit Analysis","ref_index":3,"is_internal_anchor":false},{"citing_arxiv_id":"2604.13523","citing_title":"TensorLift: Automatic Extraction of Tensor-Level ISA Semantics from Accelerator RTL via MLIR Semantic Lifting","ref_index":56,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W","json":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W.json","graph_json":"https://pith.science/api/pith-number/JEPUSSQR7KZPV6KLHTOT332W6W/graph.json","events_json":"https://pith.science/api/pith-number/JEPUSSQR7KZPV6KLHTOT332W6W/events.json","paper":"https://pith.science/paper/JEPUSSQR"},"agent_actions":{"view_html":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W","download_json":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W.json","view_paper":"https://pith.science/paper/JEPUSSQR","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2401.12224&json=true","fetch_graph":"https://pith.science/api/pith-number/JEPUSSQR7KZPV6KLHTOT332W6W/graph.json","fetch_events":"https://pith.science/api/pith-number/JEPUSSQR7KZPV6KLHTOT332W6W/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W/action/timestamp_anchor","attest_storage":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W/action/storage_attestation","attest_author":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W/action/author_attestation","sign_citation":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W/action/citation_signature","submit_replication":"https://pith.science/pith/JEPUSSQR7KZPV6KLHTOT332W6W/action/replication_record"}},"created_at":"2026-07-05T07:36:27.306154+00:00","updated_at":"2026-07-05T07:36:27.306154+00:00"}