{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:JOHKRDVCKFZLWFTYACD2D3DTZ6","short_pith_number":"pith:JOHKRDVC","schema_version":"1.0","canonical_sha256":"4b8ea88ea25172bb16780087a1ec73cfbf5a6ac0942023a435e3214888e29641","source":{"kind":"arxiv","id":"2311.08441","version":1},"attestation_state":"computed","paper":{"title":"MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Ceyu Xu, Hongce Zhang, Lisa Wu Wills, Qijun Zhang, Shang Liu, Wenji Fang, Yao Lu, Zhiyao Xie","submitted_at":"2023-11-14T17:17:32Z","abstract_excerpt":"In modern VLSI design flow, the register-transfer level (RTL) stage is a critical point, where designers define precise design behavior with hardware description languages (HDLs) like Verilog. Since the RTL design is in the format of HDL code, the standard way to evaluate its quality requires time-consuming subsequent synthesis steps with EDA tools. This time-consuming process significantly impedes design optimization at the early RTL stage. Despite the emergence of some recent ML-based solutions, they fail to maintain high accuracy for any given RTL design. In this work, we propose an innovat"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2311.08441","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2023-11-14T17:17:32Z","cross_cats_sorted":[],"title_canon_sha256":"3cff698913289df4398830f542dfbd39e3dbab356936a6660f0d7c5883ef9c81","abstract_canon_sha256":"bb6c3fe3ffcf0ddd6482d78f5c546c0fb9bd5f93808dfeda73984aee623213a8"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T07:12:57.147773Z","signature_b64":"UAm4zuUsvqsj+QKUKlKB6LYZSWk+0DNACaVKdzOt8C2C+a5CZzoG50nnU1VuGqgBhSYqpXSGzL59K+0bS/RXBQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"4b8ea88ea25172bb16780087a1ec73cfbf5a6ac0942023a435e3214888e29641","last_reissued_at":"2026-07-05T07:12:57.147365Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T07:12:57.147365Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Ceyu Xu, Hongce Zhang, Lisa Wu Wills, Qijun Zhang, Shang Liu, Wenji Fang, Yao Lu, Zhiyao Xie","submitted_at":"2023-11-14T17:17:32Z","abstract_excerpt":"In modern VLSI design flow, the register-transfer level (RTL) stage is a critical point, where designers define precise design behavior with hardware description languages (HDLs) like Verilog. Since the RTL design is in the format of HDL code, the standard way to evaluate its quality requires time-consuming subsequent synthesis steps with EDA tools. This time-consuming process significantly impedes design optimization at the early RTL stage. Despite the emergence of some recent ML-based solutions, they fail to maintain high accuracy for any given RTL design. In this work, we propose an innovat"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2311.08441","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2311.08441/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2311.08441","created_at":"2026-07-05T07:12:57.147423+00:00"},{"alias_kind":"arxiv_version","alias_value":"2311.08441v1","created_at":"2026-07-05T07:12:57.147423+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2311.08441","created_at":"2026-07-05T07:12:57.147423+00:00"},{"alias_kind":"pith_short_12","alias_value":"JOHKRDVCKFZL","created_at":"2026-07-05T07:12:57.147423+00:00"},{"alias_kind":"pith_short_16","alias_value":"JOHKRDVCKFZLWFTY","created_at":"2026-07-05T07:12:57.147423+00:00"},{"alias_kind":"pith_short_8","alias_value":"JOHKRDVC","created_at":"2026-07-05T07:12:57.147423+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2502.08949","citing_title":"DICE: Device-level Integrated Circuits Encoder with Graph Contrastive Pretraining","ref_index":53,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6","json":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6.json","graph_json":"https://pith.science/api/pith-number/JOHKRDVCKFZLWFTYACD2D3DTZ6/graph.json","events_json":"https://pith.science/api/pith-number/JOHKRDVCKFZLWFTYACD2D3DTZ6/events.json","paper":"https://pith.science/paper/JOHKRDVC"},"agent_actions":{"view_html":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6","download_json":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6.json","view_paper":"https://pith.science/paper/JOHKRDVC","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2311.08441&json=true","fetch_graph":"https://pith.science/api/pith-number/JOHKRDVCKFZLWFTYACD2D3DTZ6/graph.json","fetch_events":"https://pith.science/api/pith-number/JOHKRDVCKFZLWFTYACD2D3DTZ6/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6/action/timestamp_anchor","attest_storage":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6/action/storage_attestation","attest_author":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6/action/author_attestation","sign_citation":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6/action/citation_signature","submit_replication":"https://pith.science/pith/JOHKRDVCKFZLWFTYACD2D3DTZ6/action/replication_record"}},"created_at":"2026-07-05T07:12:57.147423+00:00","updated_at":"2026-07-05T07:12:57.147423+00:00"}