{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:KYUJXCPMG25SBRRCNMIV3KFLIA","short_pith_number":"pith:KYUJXCPM","schema_version":"1.0","canonical_sha256":"56289b89ec36bb20c6226b115da8ab403945e623308c52aee6694895f8d10c46","source":{"kind":"arxiv","id":"2311.04887","version":2},"attestation_state":"computed","paper":{"title":"AutoChip: Automating HDL Generation Using LLM Feedback","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.PL","authors_text":"Benjamin Tan, Hammond Pearce, Jason Blocklove, Ramesh Karri, Shailja Thakur, Siddharth Garg","submitted_at":"2023-11-08T18:46:39Z","abstract_excerpt":"Traditionally, designs are written in Verilog hardware description language (HDL) and debugged by hardware engineers. While this approach is effective, it is time-consuming and error-prone for complex designs. Large language models (LLMs) are promising in automating HDL code generation. LLMs are trained on massive datasets of text and code, and they can learn to generate code that compiles and is functionally accurate. We aim to evaluate the ability of LLMs to generate functionally correct HDL models. We build AutoChip by combining the interactive capabilities of LLMs and the output from Veril"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2311.04887","kind":"arxiv","version":2},"metadata":{"license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","primary_cat":"cs.PL","submitted_at":"2023-11-08T18:46:39Z","cross_cats_sorted":[],"title_canon_sha256":"f7a201317a993b50ea00246265b8ce582ab963ddabc9f133dabcec7f4f436ac0","abstract_canon_sha256":"0c24523d5cd54578a18fffe206fbc4eadaabb5f4f8f932e73dcccb2ce0826749"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T08:27:23.530108Z","signature_b64":"gvbtW2S5KgGo4+GJnvYS87iWoG8BhEoCPPhqLAgZqk/2jizpS3MX0tEA4r8H0PiK8vqbiuLD5rozVdPGVbDYDw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"56289b89ec36bb20c6226b115da8ab403945e623308c52aee6694895f8d10c46","last_reissued_at":"2026-07-05T08:27:23.529587Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T08:27:23.529587Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"AutoChip: Automating HDL Generation Using LLM Feedback","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.PL","authors_text":"Benjamin Tan, Hammond Pearce, Jason Blocklove, Ramesh Karri, Shailja Thakur, Siddharth Garg","submitted_at":"2023-11-08T18:46:39Z","abstract_excerpt":"Traditionally, designs are written in Verilog hardware description language (HDL) and debugged by hardware engineers. While this approach is effective, it is time-consuming and error-prone for complex designs. Large language models (LLMs) are promising in automating HDL code generation. LLMs are trained on massive datasets of text and code, and they can learn to generate code that compiles and is functionally accurate. We aim to evaluate the ability of LLMs to generate functionally correct HDL models. We build AutoChip by combining the interactive capabilities of LLMs and the output from Veril"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2311.04887","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2311.04887/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2311.04887","created_at":"2026-07-05T08:27:23.529655+00:00"},{"alias_kind":"arxiv_version","alias_value":"2311.04887v2","created_at":"2026-07-05T08:27:23.529655+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2311.04887","created_at":"2026-07-05T08:27:23.529655+00:00"},{"alias_kind":"pith_short_12","alias_value":"KYUJXCPMG25S","created_at":"2026-07-05T08:27:23.529655+00:00"},{"alias_kind":"pith_short_16","alias_value":"KYUJXCPMG25SBRRC","created_at":"2026-07-05T08:27:23.529655+00:00"},{"alias_kind":"pith_short_8","alias_value":"KYUJXCPM","created_at":"2026-07-05T08:27:23.529655+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":14,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.23759","citing_title":"VeriPilot: An LLM-Powered Verilog Debugging Framework","ref_index":12,"is_internal_anchor":false},{"citing_arxiv_id":"2606.19387","citing_title":"Interpretable and Verifiable Hardware Generation with LLM-Driven Stepwise Refinement","ref_index":42,"is_internal_anchor":false},{"citing_arxiv_id":"2607.01609","citing_title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","ref_index":1,"is_internal_anchor":false},{"citing_arxiv_id":"2606.08976","citing_title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","ref_index":34,"is_internal_anchor":false},{"citing_arxiv_id":"2606.07925","citing_title":"ROSUM-MCTS: Monte Carlo Tree Search-Inspired HDL Code Summarization with Structural Rewards","ref_index":12,"is_internal_anchor":false},{"citing_arxiv_id":"2606.28279","citing_title":"Agentic Hardware Design as Repository-Level Code Evolution","ref_index":14,"is_internal_anchor":false},{"citing_arxiv_id":"2606.17074","citing_title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","ref_index":101,"is_internal_anchor":false},{"citing_arxiv_id":"2606.23704","citing_title":"PCB-QA: Evaluating LLMs over the First Printed Circuit Board Design Question-Answer Dataset","ref_index":41,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23355","citing_title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","ref_index":26,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23355","citing_title":"LEGO: An LLM Skill-Based Front-End Design Generation Platform","ref_index":26,"is_internal_anchor":false},{"citing_arxiv_id":"2604.20916","citing_title":"AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout","ref_index":15,"is_internal_anchor":false},{"citing_arxiv_id":"2604.19856","citing_title":"ChipCraftBrain: Validation-First RTL Generation via Multi-Agent Orchestration","ref_index":7,"is_internal_anchor":false},{"citing_arxiv_id":"2604.18162","citing_title":"VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation","ref_index":13,"is_internal_anchor":false},{"citing_arxiv_id":"2604.17097","citing_title":"From Natural Language to Silicon: The Representation Bottleneck in LLM Hardware Design","ref_index":17,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA","json":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA.json","graph_json":"https://pith.science/api/pith-number/KYUJXCPMG25SBRRCNMIV3KFLIA/graph.json","events_json":"https://pith.science/api/pith-number/KYUJXCPMG25SBRRCNMIV3KFLIA/events.json","paper":"https://pith.science/paper/KYUJXCPM"},"agent_actions":{"view_html":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA","download_json":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA.json","view_paper":"https://pith.science/paper/KYUJXCPM","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2311.04887&json=true","fetch_graph":"https://pith.science/api/pith-number/KYUJXCPMG25SBRRCNMIV3KFLIA/graph.json","fetch_events":"https://pith.science/api/pith-number/KYUJXCPMG25SBRRCNMIV3KFLIA/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA/action/timestamp_anchor","attest_storage":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA/action/storage_attestation","attest_author":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA/action/author_attestation","sign_citation":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA/action/citation_signature","submit_replication":"https://pith.science/pith/KYUJXCPMG25SBRRCNMIV3KFLIA/action/replication_record"}},"created_at":"2026-07-05T08:27:23.529655+00:00","updated_at":"2026-07-05T08:27:23.529655+00:00"}