{"bundle_type":"pith_open_graph_bundle","bundle_version":"1.0","pith_number":"pith:2026:L4HWRIB4BASQ3NMCBIQA6D3FCH","short_pith_number":"pith:L4HWRIB4","canonical_record":{"source":{"id":"2602.20802","kind":"arxiv","version":3},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-02-24T11:43:34Z","cross_cats_sorted":[],"title_canon_sha256":"005031f65b3cd4b47461ddda6fb856759c3d9088f29580c1703419997d032aff","abstract_canon_sha256":"77e4e212c33da21a4275212cdcf03ffea01de69a4524ff32a541162f9f26845f"},"schema_version":"1.0"},"canonical_sha256":"5f0f68a03c08250db5820a200f0f6511cb0f41a6ec559c3117f8222e79584d20","source":{"kind":"arxiv","id":"2602.20802","version":3},"source_aliases":[{"alias_kind":"arxiv","alias_value":"2602.20802","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"arxiv_version","alias_value":"2602.20802v3","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2602.20802","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"pith_short_12","alias_value":"L4HWRIB4BASQ","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"pith_short_16","alias_value":"L4HWRIB4BASQ3NMC","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"pith_short_8","alias_value":"L4HWRIB4","created_at":"2026-06-30T02:17:16Z"}],"events":[{"event_type":"record_created","subject_pith_number":"pith:2026:L4HWRIB4BASQ3NMCBIQA6D3FCH","target":"record","payload":{"canonical_record":{"source":{"id":"2602.20802","kind":"arxiv","version":3},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-02-24T11:43:34Z","cross_cats_sorted":[],"title_canon_sha256":"005031f65b3cd4b47461ddda6fb856759c3d9088f29580c1703419997d032aff","abstract_canon_sha256":"77e4e212c33da21a4275212cdcf03ffea01de69a4524ff32a541162f9f26845f"},"schema_version":"1.0"},"canonical_sha256":"5f0f68a03c08250db5820a200f0f6511cb0f41a6ec559c3117f8222e79584d20","receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-06-30T02:17:16.746584Z","signature_b64":"5Dd/uhTt4+cIg6SEdnmIwkH8QBRp02cK93DreWfNRc1Vzd/MpQrIiqf9Y+DBMreKcGGMUYnjKnQw4BIwqJf6BA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"5f0f68a03c08250db5820a200f0f6511cb0f41a6ec559c3117f8222e79584d20","last_reissued_at":"2026-06-30T02:17:16.745938Z","signature_status":"signed_v1","first_computed_at":"2026-06-30T02:17:16.745938Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"source_kind":"arxiv","source_id":"2602.20802","source_version":3,"attestation_state":"computed"},"signer":{"signer_id":"pith.science","signer_type":"pith_registry","key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"created_at":"2026-06-30T02:17:16Z","supersedes":[],"prev_event":null,"signature":{"signature_status":"signed_v1","algorithm":"ed25519","key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signature_b64":"/IBVfu88xJ+ei6h7S1k+07z/90xi9mCNX0nP1jUv8MG9KAUZEqXwTFr6cF9eqqCDexk2FbQQDwYO5iREa8gvAA==","signed_message":"open_graph_event_sha256_bytes","signed_at":"2026-08-05T22:09:20.233605Z"},"content_sha256":"c23dbbba7bc869234c20cf56480fe33ed1eb29a29fd14db468c6130b37cd541f","schema_version":"1.0","event_id":"sha256:c23dbbba7bc869234c20cf56480fe33ed1eb29a29fd14db468c6130b37cd541f"},{"event_type":"graph_snapshot","subject_pith_number":"pith:2026:L4HWRIB4BASQ3NMCBIQA6D3FCH","target":"graph","payload":{"graph_snapshot":{"paper":{"title":"LUTstructions: Self-loading FPGA-based Reconfigurable Instructions","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"A softcore processor can load custom instruction implementations from main memory at runtime with no notable frequency overhead.","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Philippos Papaphilippou","submitted_at":"2026-02-24T11:43:34Z","abstract_excerpt":"General-purpose processors feature a limited number of instructions based on an instruction set. They can be numerous, such as with vector extensions that include hundreds or thousands of instructions, but this comes at a cost; they are often unable to express arbitrary tasks efficiently. This paper explores the concept of having reconfigurable instructions by incorporating reconfigurable areas in a softcore. It follows a relatively new computing paradigm for seamlessly loading instruction implementation-carrying bitstreams from main memory. The resulting softcore is entirely evaluated on an F"},"claims":{"count":4,"items":[{"kind":"strongest_claim","text":"The resulting softcore is entirely evaluated on an FPGA, essentially having an FPGA-on-FPGA for the instruction implementations, with no notable operating frequency overhead.","source":"verdict.strongest_claim","status":"machine_extracted","claim_id":"C1","attestation":"unclaimed"},{"kind":"weakest_assumption","text":"That dynamic partial reconfiguration of the custom LUTstruction areas can be performed seamlessly from main memory without introducing latency, area, or power costs that would undermine the no-overhead claim in real workloads.","source":"verdict.weakest_assumption","status":"machine_extracted","claim_id":"C2","attestation":"unclaimed"},{"kind":"one_line_summary","text":"LUTstructions enable self-loading reconfigurable instructions on FPGA softcores via a low-latency custom architecture with no notable operating frequency overhead.","source":"verdict.one_line_summary","status":"machine_extracted","claim_id":"C3","attestation":"unclaimed"},{"kind":"headline","text":"A softcore processor can load custom instruction implementations from main memory at runtime with no notable frequency overhead.","source":"verdict.pith_extraction.headline","status":"machine_extracted","claim_id":"C4","attestation":"unclaimed"}],"snapshot_sha256":"14e64c5f4d5dbec50f83a7bdb1fb2bd66013061398b5a0cfd8aab8e67f912f59"},"source":{"id":"2602.20802","kind":"arxiv","version":3},"verdict":{"id":"82224520-9d5f-49c2-b3a8-870600c80e16","model_set":{"reader":"grok-4.3"},"created_at":"2026-05-15T19:48:09.022807Z","strongest_claim":"The resulting softcore is entirely evaluated on an FPGA, essentially having an FPGA-on-FPGA for the instruction implementations, with no notable operating frequency overhead.","one_line_summary":"LUTstructions enable self-loading reconfigurable instructions on FPGA softcores via a low-latency custom architecture with no notable operating frequency overhead.","pipeline_version":"pith-pipeline@v0.9.0","weakest_assumption":"That dynamic partial reconfiguration of the custom LUTstruction areas can be performed seamlessly from main memory without introducing latency, area, or power costs that would undermine the no-overhead claim in real workloads.","pith_extraction_headline":"A softcore processor can load custom instruction implementations from main memory at runtime with no notable frequency overhead."},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2602.20802/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"verdict_id":"82224520-9d5f-49c2-b3a8-870600c80e16"},"signer":{"signer_id":"pith.science","signer_type":"pith_registry","key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"created_at":"2026-06-30T02:17:16Z","supersedes":[],"prev_event":null,"signature":{"signature_status":"signed_v1","algorithm":"ed25519","key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signature_b64":"FAsjI5X4jShq7eGid4JrAt8U+3ChG7/OPyuDBy0HrC/zO9TsMe2Ipn/foqpjSAHNFaxLJTH5cMPv0VT0wf6CCw==","signed_message":"open_graph_event_sha256_bytes","signed_at":"2026-08-05T22:09:20.234380Z"},"content_sha256":"2edea280b56d9c7d860ec4ae872bdf838ddccc80b362cd8812471f56274e7421","schema_version":"1.0","event_id":"sha256:2edea280b56d9c7d860ec4ae872bdf838ddccc80b362cd8812471f56274e7421"}],"timestamp_proofs":[],"mirror_hints":[{"mirror_type":"https","name":"Pith Resolver","base_url":"https://pith.science","bundle_url":"https://pith.science/pith/L4HWRIB4BASQ3NMCBIQA6D3FCH/bundle.json","state_url":"https://pith.science/pith/L4HWRIB4BASQ3NMCBIQA6D3FCH/state.json","well_known_bundle_url":"https://pith.science/.well-known/pith/L4HWRIB4BASQ3NMCBIQA6D3FCH/bundle.json","status":"primary"}],"public_keys":[{"key_id":"pith-v1-2026-05","algorithm":"ed25519","format":"raw","public_key_b64":"stVStoiQhXFxp4s2pdzPNoqVNBMojDU/fJ2db5S3CbM=","public_key_hex":"b2d552b68890857171a78b36a5dccf368a953413288c353f7c9d9d6f94b709b3","fingerprint_sha256_b32_first128bits":"RVFV5Z2OI2J3ZUO7ERDEBCYNKS","fingerprint_sha256_hex":"8d4b5ee74e4693bcd1df2446408b0d54","rotates_at":null,"url":"https://pith.science/pith-signing-key.json","notes":"Pith uses this Ed25519 key to sign canonical record SHA-256 digests. Verify with: ed25519_verify(public_key, message=canonical_sha256_bytes, signature=base64decode(signature_b64))."}],"merge_version":"pith-open-graph-merge-v1","built_at":"2026-08-05T22:09:20Z","links":{"resolver":"https://pith.science/pith/L4HWRIB4BASQ3NMCBIQA6D3FCH","bundle":"https://pith.science/pith/L4HWRIB4BASQ3NMCBIQA6D3FCH/bundle.json","state":"https://pith.science/pith/L4HWRIB4BASQ3NMCBIQA6D3FCH/state.json","well_known_bundle":"https://pith.science/.well-known/pith/L4HWRIB4BASQ3NMCBIQA6D3FCH/bundle.json"},"state":{"state_type":"pith_open_graph_state","state_version":"1.0","pith_number":"pith:2026:L4HWRIB4BASQ3NMCBIQA6D3FCH","merge_version":"pith-open-graph-merge-v1","event_count":2,"valid_event_count":2,"invalid_event_count":0,"equivocation_count":0,"current":{"canonical_record":{"metadata":{"abstract_canon_sha256":"77e4e212c33da21a4275212cdcf03ffea01de69a4524ff32a541162f9f26845f","cross_cats_sorted":[],"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-02-24T11:43:34Z","title_canon_sha256":"005031f65b3cd4b47461ddda6fb856759c3d9088f29580c1703419997d032aff"},"schema_version":"1.0","source":{"id":"2602.20802","kind":"arxiv","version":3}},"source_aliases":[{"alias_kind":"arxiv","alias_value":"2602.20802","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"arxiv_version","alias_value":"2602.20802v3","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2602.20802","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"pith_short_12","alias_value":"L4HWRIB4BASQ","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"pith_short_16","alias_value":"L4HWRIB4BASQ3NMC","created_at":"2026-06-30T02:17:16Z"},{"alias_kind":"pith_short_8","alias_value":"L4HWRIB4","created_at":"2026-06-30T02:17:16Z"}],"graph_snapshots":[{"event_id":"sha256:2edea280b56d9c7d860ec4ae872bdf838ddccc80b362cd8812471f56274e7421","target":"graph","created_at":"2026-06-30T02:17:16Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"graph_snapshot":{"author_claims":{"count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","strong_count":0},"builder_version":"pith-number-builder-2026-05-17-v1","claims":{"count":4,"items":[{"attestation":"unclaimed","claim_id":"C1","kind":"strongest_claim","source":"verdict.strongest_claim","status":"machine_extracted","text":"The resulting softcore is entirely evaluated on an FPGA, essentially having an FPGA-on-FPGA for the instruction implementations, with no notable operating frequency overhead."},{"attestation":"unclaimed","claim_id":"C2","kind":"weakest_assumption","source":"verdict.weakest_assumption","status":"machine_extracted","text":"That dynamic partial reconfiguration of the custom LUTstruction areas can be performed seamlessly from main memory without introducing latency, area, or power costs that would undermine the no-overhead claim in real workloads."},{"attestation":"unclaimed","claim_id":"C3","kind":"one_line_summary","source":"verdict.one_line_summary","status":"machine_extracted","text":"LUTstructions enable self-loading reconfigurable instructions on FPGA softcores via a low-latency custom architecture with no notable operating frequency overhead."},{"attestation":"unclaimed","claim_id":"C4","kind":"headline","source":"verdict.pith_extraction.headline","status":"machine_extracted","text":"A softcore processor can load custom instruction implementations from main memory at runtime with no notable frequency overhead."}],"snapshot_sha256":"14e64c5f4d5dbec50f83a7bdb1fb2bd66013061398b5a0cfd8aab8e67f912f59"},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"integrity":{"available":true,"clean":true,"detectors_run":[],"endpoint":"/pith/2602.20802/integrity.json","findings":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938","summary":{"advisory":0,"by_detector":{},"critical":0,"informational":0}},"paper":{"abstract_excerpt":"General-purpose processors feature a limited number of instructions based on an instruction set. They can be numerous, such as with vector extensions that include hundreds or thousands of instructions, but this comes at a cost; they are often unable to express arbitrary tasks efficiently. This paper explores the concept of having reconfigurable instructions by incorporating reconfigurable areas in a softcore. It follows a relatively new computing paradigm for seamlessly loading instruction implementation-carrying bitstreams from main memory. The resulting softcore is entirely evaluated on an F","authors_text":"Philippos Papaphilippou","cross_cats":[],"headline":"A softcore processor can load custom instruction implementations from main memory at runtime with no notable frequency overhead.","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-02-24T11:43:34Z","title":"LUTstructions: Self-loading FPGA-based Reconfigurable Instructions"},"references":{"count":0,"internal_anchors":0,"resolved_work":0,"sample":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2602.20802","kind":"arxiv","version":3},"verdict":{"created_at":"2026-05-15T19:48:09.022807Z","id":"82224520-9d5f-49c2-b3a8-870600c80e16","model_set":{"reader":"grok-4.3"},"one_line_summary":"LUTstructions enable self-loading reconfigurable instructions on FPGA softcores via a low-latency custom architecture with no notable operating frequency overhead.","pipeline_version":"pith-pipeline@v0.9.0","pith_extraction_headline":"A softcore processor can load custom instruction implementations from main memory at runtime with no notable frequency overhead.","strongest_claim":"The resulting softcore is entirely evaluated on an FPGA, essentially having an FPGA-on-FPGA for the instruction implementations, with no notable operating frequency overhead.","weakest_assumption":"That dynamic partial reconfiguration of the custom LUTstruction areas can be performed seamlessly from main memory without introducing latency, area, or power costs that would undermine the no-overhead claim in real workloads."}},"verdict_id":"82224520-9d5f-49c2-b3a8-870600c80e16"}}],"author_attestations":[],"timestamp_anchors":[],"storage_attestations":[],"citation_signatures":[],"replication_records":[],"corrections":[],"mirror_hints":[],"record_created":{"event_id":"sha256:c23dbbba7bc869234c20cf56480fe33ed1eb29a29fd14db468c6130b37cd541f","target":"record","created_at":"2026-06-30T02:17:16Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"attestation_state":"computed","canonical_record":{"metadata":{"abstract_canon_sha256":"77e4e212c33da21a4275212cdcf03ffea01de69a4524ff32a541162f9f26845f","cross_cats_sorted":[],"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-02-24T11:43:34Z","title_canon_sha256":"005031f65b3cd4b47461ddda6fb856759c3d9088f29580c1703419997d032aff"},"schema_version":"1.0","source":{"id":"2602.20802","kind":"arxiv","version":3}},"canonical_sha256":"5f0f68a03c08250db5820a200f0f6511cb0f41a6ec559c3117f8222e79584d20","receipt":{"algorithm":"ed25519","builder_version":"pith-number-builder-2026-05-17-v1","canonical_sha256":"5f0f68a03c08250db5820a200f0f6511cb0f41a6ec559c3117f8222e79584d20","first_computed_at":"2026-06-30T02:17:16.745938Z","key_id":"pith-v1-2026-05","kind":"pith_receipt","last_reissued_at":"2026-06-30T02:17:16.745938Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","receipt_version":"0.3","signature_b64":"5Dd/uhTt4+cIg6SEdnmIwkH8QBRp02cK93DreWfNRc1Vzd/MpQrIiqf9Y+DBMreKcGGMUYnjKnQw4BIwqJf6BA==","signature_status":"signed_v1","signed_at":"2026-06-30T02:17:16.746584Z","signed_message":"canonical_sha256_bytes"},"source_id":"2602.20802","source_kind":"arxiv","source_version":3}}},"equivocations":[],"invalid_events":[],"applied_event_ids":["sha256:c23dbbba7bc869234c20cf56480fe33ed1eb29a29fd14db468c6130b37cd541f","sha256:2edea280b56d9c7d860ec4ae872bdf838ddccc80b362cd8812471f56274e7421"],"state_sha256":"772aba1a092365f67a26f129b5d1b7d9e47845cdb3c942b1b178e38cc8f49276"},"bundle_signature":{"signature_status":"signed_v1","algorithm":"ed25519","key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signature_b64":"iBOVhxMYjvJQO87fgpRzWqpJjnQDQhiFaSKtUOdersAF0ktJBXevF50lK1gEdGawixd423zaskVNSlQARCz9Ag==","signed_message":"bundle_sha256_bytes","signed_at":"2026-08-05T22:09:20.239039Z","bundle_sha256":"fe5ae5f50400e5249ee526c8f99c0cef3cef7460404c9189f307078f72a38c83"}}