{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:MIOWNBAMHDACBJHMWWJOLQRHTL","short_pith_number":"pith:MIOWNBAM","schema_version":"1.0","canonical_sha256":"621d66840c38c020a4ecb592e5c2279ae9f42370dbd676d11fbcf4270f0d6967","source":{"kind":"arxiv","id":"2505.13479","version":1},"attestation_state":"computed","paper":{"title":"RTL++: Graph-enhanced LLM for RTL Code Generation","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","cs.LG"],"primary_cat":"cs.PL","authors_text":"Hadi Kamali, Kimia Azar, Mohammad Akyash","submitted_at":"2025-05-11T00:17:26Z","abstract_excerpt":"As hardware design complexity escalates, there is an urgent need for advanced automation in electronic design automation (EDA). Traditional register transfer level (RTL) design methods are manual, time-consuming, and prone to errors. While commercial (instruction-tuned) large language models (LLMs) shows promising performance for automation, they pose security and privacy concerns. Open-source models offer alternatives; however, they frequently fall short in quality/correctness, largely due to limited, high-quality RTL code data essential for effective training and generalization. This paper p"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2505.13479","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.PL","submitted_at":"2025-05-11T00:17:26Z","cross_cats_sorted":["cs.AR","cs.LG"],"title_canon_sha256":"7227e6911b60916c4a0e514cdbd64f526fa29acf4882f4bb49b95ac5d53e1ce0","abstract_canon_sha256":"02479000df2d81203a322f422413685380aa2e31337cb1676417c45b55ba2085"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T11:06:13.703338Z","signature_b64":"I81+lJ6ceoE6B/yGqoUNUHWMUBsd29qyG1u2NOlpMgUM66/94WJSK37BykJaIn/1eDxCMNYLp4vvqRRxjxn5Cw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"621d66840c38c020a4ecb592e5c2279ae9f42370dbd676d11fbcf4270f0d6967","last_reissued_at":"2026-07-05T11:06:13.702801Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T11:06:13.702801Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"RTL++: Graph-enhanced LLM for RTL Code Generation","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.AR","cs.LG"],"primary_cat":"cs.PL","authors_text":"Hadi Kamali, Kimia Azar, Mohammad Akyash","submitted_at":"2025-05-11T00:17:26Z","abstract_excerpt":"As hardware design complexity escalates, there is an urgent need for advanced automation in electronic design automation (EDA). Traditional register transfer level (RTL) design methods are manual, time-consuming, and prone to errors. While commercial (instruction-tuned) large language models (LLMs) shows promising performance for automation, they pose security and privacy concerns. Open-source models offer alternatives; however, they frequently fall short in quality/correctness, largely due to limited, high-quality RTL code data essential for effective training and generalization. This paper p"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2505.13479","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2505.13479/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2505.13479","created_at":"2026-07-05T11:06:13.702879+00:00"},{"alias_kind":"arxiv_version","alias_value":"2505.13479v1","created_at":"2026-07-05T11:06:13.702879+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2505.13479","created_at":"2026-07-05T11:06:13.702879+00:00"},{"alias_kind":"pith_short_12","alias_value":"MIOWNBAMHDAC","created_at":"2026-07-05T11:06:13.702879+00:00"},{"alias_kind":"pith_short_16","alias_value":"MIOWNBAMHDACBJHM","created_at":"2026-07-05T11:06:13.702879+00:00"},{"alias_kind":"pith_short_8","alias_value":"MIOWNBAM","created_at":"2026-07-05T11:06:13.702879+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":6,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.04246","citing_title":"StepPRM-RTL: Stepwise Process-Reward Guided LLM Fine-Tuning for Enhanced RTL Synthesis","ref_index":1,"is_internal_anchor":false},{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":18,"is_internal_anchor":false},{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":18,"is_internal_anchor":false},{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":18,"is_internal_anchor":false},{"citing_arxiv_id":"2604.27238","citing_title":"SafeTune: Mitigating Data Poisoning in LLM Fine-Tuning for RTL Code Generation","ref_index":27,"is_internal_anchor":false},{"citing_arxiv_id":"2605.10807","citing_title":"LLMs for Secure Hardware Design and Related Problems: Opportunities and Challenges","ref_index":17,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL","json":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL.json","graph_json":"https://pith.science/api/pith-number/MIOWNBAMHDACBJHMWWJOLQRHTL/graph.json","events_json":"https://pith.science/api/pith-number/MIOWNBAMHDACBJHMWWJOLQRHTL/events.json","paper":"https://pith.science/paper/MIOWNBAM"},"agent_actions":{"view_html":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL","download_json":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL.json","view_paper":"https://pith.science/paper/MIOWNBAM","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2505.13479&json=true","fetch_graph":"https://pith.science/api/pith-number/MIOWNBAMHDACBJHMWWJOLQRHTL/graph.json","fetch_events":"https://pith.science/api/pith-number/MIOWNBAMHDACBJHMWWJOLQRHTL/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL/action/timestamp_anchor","attest_storage":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL/action/storage_attestation","attest_author":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL/action/author_attestation","sign_citation":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL/action/citation_signature","submit_replication":"https://pith.science/pith/MIOWNBAMHDACBJHMWWJOLQRHTL/action/replication_record"}},"created_at":"2026-07-05T11:06:13.702879+00:00","updated_at":"2026-07-05T11:06:13.702879+00:00"}