{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2007:NEK5G4XAYSZ6A7CYQECUNNV3YF","short_pith_number":"pith:NEK5G4XA","schema_version":"1.0","canonical_sha256":"6915d372e0c4b3e07c58810546b6bbc16d7afc0fa427b87d3c602a31adb88b5f","source":{"kind":"arxiv","id":"0710.4645","version":1},"attestation_state":"computed","paper":{"title":"At-Speed Logic BIST for IP Cores","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"B. Cheon, E. Lee, H. Chao, J. Cho, J. Park, L.-T. Wang, P. Hsu, S. Wu, X. Wen","submitted_at":"2007-10-25T08:19:34Z","abstract_excerpt":"This paper describes a flexible logic BIST scheme that features high fault coverage achieved by fault-simulation guided test point insertion, real at-speed test capability for multi-clock designs without clock frequency manipulation, and easy physical implementation due to the use of a low-speed SE signal. Application results of this scheme to two widely used IP cores are also reported."},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"0710.4645","kind":"arxiv","version":1},"metadata":{"license":"","primary_cat":"cs.AR","submitted_at":"2007-10-25T08:19:34Z","cross_cats_sorted":[],"title_canon_sha256":"87b994c9616b33d01ec67cd260becdb8d7721f22cb8fba764d8f37063d5c0edc","abstract_canon_sha256":"7c45c6fe92daf5b8347153911dcc7279390534712152980934eee45c057b5249"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-18T04:09:06.180190Z","signature_b64":"pXb+a4UXr1Snd8SzeJ7qTeAlIhBkj7l6HCJ7p0m5J94GVcLVTrKF8jy95KmEGcDLMGlF+DBqW148HzyPUWr5Bw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"6915d372e0c4b3e07c58810546b6bbc16d7afc0fa427b87d3c602a31adb88b5f","last_reissued_at":"2026-05-18T04:09:06.179397Z","signature_status":"signed_v1","first_computed_at":"2026-05-18T04:09:06.179397Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"At-Speed Logic BIST for IP Cores","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"B. Cheon, E. Lee, H. Chao, J. Cho, J. Park, L.-T. Wang, P. Hsu, S. Wu, X. Wen","submitted_at":"2007-10-25T08:19:34Z","abstract_excerpt":"This paper describes a flexible logic BIST scheme that features high fault coverage achieved by fault-simulation guided test point insertion, real at-speed test capability for multi-clock designs without clock frequency manipulation, and easy physical implementation due to the use of a low-speed SE signal. Application results of this scheme to two widely used IP cores are also reported."},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"0710.4645","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"0710.4645","created_at":"2026-05-18T04:09:06.179517+00:00"},{"alias_kind":"arxiv_version","alias_value":"0710.4645v1","created_at":"2026-05-18T04:09:06.179517+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.0710.4645","created_at":"2026-05-18T04:09:06.179517+00:00"},{"alias_kind":"pith_short_12","alias_value":"NEK5G4XAYSZ6","created_at":"2026-05-18T12:25:55.427421+00:00"},{"alias_kind":"pith_short_16","alias_value":"NEK5G4XAYSZ6A7CY","created_at":"2026-05-18T12:25:55.427421+00:00"},{"alias_kind":"pith_short_8","alias_value":"NEK5G4XA","created_at":"2026-05-18T12:25:55.427421+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF","json":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF.json","graph_json":"https://pith.science/api/pith-number/NEK5G4XAYSZ6A7CYQECUNNV3YF/graph.json","events_json":"https://pith.science/api/pith-number/NEK5G4XAYSZ6A7CYQECUNNV3YF/events.json","paper":"https://pith.science/paper/NEK5G4XA"},"agent_actions":{"view_html":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF","download_json":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF.json","view_paper":"https://pith.science/paper/NEK5G4XA","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=0710.4645&json=true","fetch_graph":"https://pith.science/api/pith-number/NEK5G4XAYSZ6A7CYQECUNNV3YF/graph.json","fetch_events":"https://pith.science/api/pith-number/NEK5G4XAYSZ6A7CYQECUNNV3YF/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF/action/timestamp_anchor","attest_storage":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF/action/storage_attestation","attest_author":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF/action/author_attestation","sign_citation":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF/action/citation_signature","submit_replication":"https://pith.science/pith/NEK5G4XAYSZ6A7CYQECUNNV3YF/action/replication_record"}},"created_at":"2026-05-18T04:09:06.179517+00:00","updated_at":"2026-05-18T04:09:06.179517+00:00"}