{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:NOEV3DORZQPEEKMZKVLDCABOVO","short_pith_number":"pith:NOEV3DOR","schema_version":"1.0","canonical_sha256":"6b895d8dd1cc1e422999555631002eabbb044a4988f18958456353ab4624ce59","source":{"kind":"arxiv","id":"2403.11671","version":1},"attestation_state":"computed","paper":{"title":"HDLdebugger: Streamlining HDL debugging with Large Language Models","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.AI","cs.CE","cs.LG","cs.SE"],"primary_cat":"cs.AR","authors_text":"Bei Yu, Haoyang Li, Lei Chen, Mingxuan Yuan, Tsz Ho Chan, Wenyi Xiao, Xufeng Yao, Yu Huang","submitted_at":"2024-03-18T11:19:37Z","abstract_excerpt":"In the domain of chip design, Hardware Description Languages (HDLs) play a pivotal role. However, due to the complex syntax of HDLs and the limited availability of online resources, debugging HDL codes remains a difficult and time-intensive task, even for seasoned engineers. Consequently, there is a pressing need to develop automated HDL code debugging models, which can alleviate the burden on hardware engineers. Despite the strong capabilities of Large Language Models (LLMs) in generating, completing, and debugging software code, their utilization in the specialized field of HDL debugging has"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2403.11671","kind":"arxiv","version":1},"metadata":{"license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","primary_cat":"cs.AR","submitted_at":"2024-03-18T11:19:37Z","cross_cats_sorted":["cs.AI","cs.CE","cs.LG","cs.SE"],"title_canon_sha256":"f54db4d26f9be461c2491ba920834310e158fd90183be521b143bd3e65513a43","abstract_canon_sha256":"be488cdb6b66a72084bb884e39954772ad89dad5d85462d8f295a24ca6b08149"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T07:57:19.849347Z","signature_b64":"3oEf39fxh8ZMYIJtTDn0gsvWy0alG/zu4WGivZfNYycrEOAtrm5gJkLcCoUiIaAUR59zjMkCDeIGjN+xvG20AQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"6b895d8dd1cc1e422999555631002eabbb044a4988f18958456353ab4624ce59","last_reissued_at":"2026-07-05T07:57:19.848838Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T07:57:19.848838Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"HDLdebugger: Streamlining HDL debugging with Large Language Models","license":"http://creativecommons.org/licenses/by-nc-sa/4.0/","headline":"","cross_cats":["cs.AI","cs.CE","cs.LG","cs.SE"],"primary_cat":"cs.AR","authors_text":"Bei Yu, Haoyang Li, Lei Chen, Mingxuan Yuan, Tsz Ho Chan, Wenyi Xiao, Xufeng Yao, Yu Huang","submitted_at":"2024-03-18T11:19:37Z","abstract_excerpt":"In the domain of chip design, Hardware Description Languages (HDLs) play a pivotal role. However, due to the complex syntax of HDLs and the limited availability of online resources, debugging HDL codes remains a difficult and time-intensive task, even for seasoned engineers. Consequently, there is a pressing need to develop automated HDL code debugging models, which can alleviate the burden on hardware engineers. Despite the strong capabilities of Large Language Models (LLMs) in generating, completing, and debugging software code, their utilization in the specialized field of HDL debugging has"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2403.11671","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2403.11671/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2403.11671","created_at":"2026-07-05T07:57:19.848903+00:00"},{"alias_kind":"arxiv_version","alias_value":"2403.11671v1","created_at":"2026-07-05T07:57:19.848903+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2403.11671","created_at":"2026-07-05T07:57:19.848903+00:00"},{"alias_kind":"pith_short_12","alias_value":"NOEV3DORZQPE","created_at":"2026-07-05T07:57:19.848903+00:00"},{"alias_kind":"pith_short_16","alias_value":"NOEV3DORZQPEEKMZ","created_at":"2026-07-05T07:57:19.848903+00:00"},{"alias_kind":"pith_short_8","alias_value":"NOEV3DOR","created_at":"2026-07-05T07:57:19.848903+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":4,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2605.26498","citing_title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","ref_index":14,"is_internal_anchor":false},{"citing_arxiv_id":"2504.19959","citing_title":"From Concept to Practice: an Automated LLM-aided UVM Machine for RTL Verification","ref_index":31,"is_internal_anchor":false},{"citing_arxiv_id":"2507.04736","citing_title":"ChipSeek: Optimizing Verilog Generation via EDA-Integrated Reinforcement Learning","ref_index":30,"is_internal_anchor":false},{"citing_arxiv_id":"2604.13298","citing_title":"Can Agents Secure Hardware? Evaluating Agentic LLM-Driven Obfuscation for IP Protection","ref_index":10,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO","json":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO.json","graph_json":"https://pith.science/api/pith-number/NOEV3DORZQPEEKMZKVLDCABOVO/graph.json","events_json":"https://pith.science/api/pith-number/NOEV3DORZQPEEKMZKVLDCABOVO/events.json","paper":"https://pith.science/paper/NOEV3DOR"},"agent_actions":{"view_html":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO","download_json":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO.json","view_paper":"https://pith.science/paper/NOEV3DOR","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2403.11671&json=true","fetch_graph":"https://pith.science/api/pith-number/NOEV3DORZQPEEKMZKVLDCABOVO/graph.json","fetch_events":"https://pith.science/api/pith-number/NOEV3DORZQPEEKMZKVLDCABOVO/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO/action/timestamp_anchor","attest_storage":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO/action/storage_attestation","attest_author":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO/action/author_attestation","sign_citation":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO/action/citation_signature","submit_replication":"https://pith.science/pith/NOEV3DORZQPEEKMZKVLDCABOVO/action/replication_record"}},"created_at":"2026-07-05T07:57:19.848903+00:00","updated_at":"2026-07-05T07:57:19.848903+00:00"}