{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:OCTFXKVTY7W4O3Y47FWKZP4MTQ","short_pith_number":"pith:OCTFXKVT","schema_version":"1.0","canonical_sha256":"70a65baab3c7edc76f1cf96cacbf8c9c36bde7cb20d98c87ae5188679e3f2b26","source":{"kind":"arxiv","id":"2411.14299","version":5},"attestation_state":"computed","paper":{"title":"Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Hamed Rahmani, Jitendra Bhandari, Ramesh Karri, Siddharth Garg, Vineet Bhat, Yuheng He","submitted_at":"2024-11-21T16:50:11Z","abstract_excerpt":"Masala-CHAI is a fully automated framework leveraging large language models (LLMs) to generate Simulation Programs with Integrated Circuit Emphasis (SPICE) netlists. It addresses a long-standing challenge in circuit design automation: automating netlist generation for analog circuits. Automating this workflow could accelerate the creation of fine-tuned LLMs for analog circuit design and verification. In this work, we identify key challenges in automated netlist generation and evaluate multimodal capabilities of state-of-the-art LLMs, particularly GPT-4, in addressing them. We propose a three-s"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2411.14299","kind":"arxiv","version":5},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2024-11-21T16:50:11Z","cross_cats_sorted":[],"title_canon_sha256":"5bf4d1ee2a907c8abe78866954dd47283e4a2eabc269b7c7261cf8ea8a2f9573","abstract_canon_sha256":"9790a0007968fb9e006faff71f28e5bff2fb6eb83688c473e62a556fa0796815"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T10:37:38.172927Z","signature_b64":"qNAGgOvnvP3aRJNesNoD7vhMMtPks2qfBD4nWHLbBWGMqUO8CmHVzdOoRCIkvJhupdGN8MaVShBMc9DHu6GwBw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"70a65baab3c7edc76f1cf96cacbf8c9c36bde7cb20d98c87ae5188679e3f2b26","last_reissued_at":"2026-07-05T10:37:38.172264Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T10:37:38.172264Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Masala-CHAI: A Large-Scale SPICE Netlist Dataset for Analog Circuits by Harnessing AI","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Hamed Rahmani, Jitendra Bhandari, Ramesh Karri, Siddharth Garg, Vineet Bhat, Yuheng He","submitted_at":"2024-11-21T16:50:11Z","abstract_excerpt":"Masala-CHAI is a fully automated framework leveraging large language models (LLMs) to generate Simulation Programs with Integrated Circuit Emphasis (SPICE) netlists. It addresses a long-standing challenge in circuit design automation: automating netlist generation for analog circuits. Automating this workflow could accelerate the creation of fine-tuned LLMs for analog circuit design and verification. In this work, we identify key challenges in automated netlist generation and evaluate multimodal capabilities of state-of-the-art LLMs, particularly GPT-4, in addressing them. We propose a three-s"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2411.14299","kind":"arxiv","version":5},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2411.14299/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2411.14299","created_at":"2026-07-05T10:37:38.172343+00:00"},{"alias_kind":"arxiv_version","alias_value":"2411.14299v5","created_at":"2026-07-05T10:37:38.172343+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2411.14299","created_at":"2026-07-05T10:37:38.172343+00:00"},{"alias_kind":"pith_short_12","alias_value":"OCTFXKVTY7W4","created_at":"2026-07-05T10:37:38.172343+00:00"},{"alias_kind":"pith_short_16","alias_value":"OCTFXKVTY7W4O3Y4","created_at":"2026-07-05T10:37:38.172343+00:00"},{"alias_kind":"pith_short_8","alias_value":"OCTFXKVT","created_at":"2026-07-05T10:37:38.172343+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":5,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2607.01609","citing_title":"SINA: A Fully Automated Circuit Schematic Image to Netlist Generator Using Artificial Intelligence","ref_index":8,"is_internal_anchor":false},{"citing_arxiv_id":"2606.17074","citing_title":"Surveying GenAI-based Automation in Printed Circuit Board Design and Test","ref_index":12,"is_internal_anchor":false},{"citing_arxiv_id":"2604.00270","citing_title":"OmniSch: A Multimodal PCB Schematic Benchmark For Structured Diagram Visual Reasoning","ref_index":11,"is_internal_anchor":false},{"citing_arxiv_id":"2604.23195","citing_title":"AnalogRetriever: Learning Cross-Modal Representations for Analog Circuit Retrieval","ref_index":8,"is_internal_anchor":false},{"citing_arxiv_id":"2604.20916","citing_title":"AnalogMaster: Large Language Model-based Automated Analog IC Design Framework from Image to Layout","ref_index":1,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ","json":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ.json","graph_json":"https://pith.science/api/pith-number/OCTFXKVTY7W4O3Y47FWKZP4MTQ/graph.json","events_json":"https://pith.science/api/pith-number/OCTFXKVTY7W4O3Y47FWKZP4MTQ/events.json","paper":"https://pith.science/paper/OCTFXKVT"},"agent_actions":{"view_html":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ","download_json":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ.json","view_paper":"https://pith.science/paper/OCTFXKVT","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2411.14299&json=true","fetch_graph":"https://pith.science/api/pith-number/OCTFXKVTY7W4O3Y47FWKZP4MTQ/graph.json","fetch_events":"https://pith.science/api/pith-number/OCTFXKVTY7W4O3Y47FWKZP4MTQ/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ/action/timestamp_anchor","attest_storage":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ/action/storage_attestation","attest_author":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ/action/author_attestation","sign_citation":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ/action/citation_signature","submit_replication":"https://pith.science/pith/OCTFXKVTY7W4O3Y47FWKZP4MTQ/action/replication_record"}},"created_at":"2026-07-05T10:37:38.172343+00:00","updated_at":"2026-07-05T10:37:38.172343+00:00"}