{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2024:OL4BGP2BCSX7JVYEHRD2SVX4YE","short_pith_number":"pith:OL4BGP2B","schema_version":"1.0","canonical_sha256":"72f8133f4114aff4d7043c47a956fcc110711ef37dc892cd44b333e971c939f3","source":{"kind":"arxiv","id":"2412.00997","version":1},"attestation_state":"computed","paper":{"title":"Instruction Scheduling in the Saturn Vector Unit","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Borivoje Nikolic, Daniel Grubb, Jerry Zhao, Kevin Anderson, Krste Asanovic, Miles Rusch, Tianrui Wei","submitted_at":"2024-12-01T23:11:57Z","abstract_excerpt":"While the challenges and solutions for efficient execution of scalable vector ISAs on long-vector-length microarchitectures have been well established, not all of these solutions are suitable for short-vector-length implementations. This work proposes a novel microarchitecture for instruction sequencing in vector units with short architectural vector lengths. The proposed microarchitecture supports fine-granularity chaining, multi-issue out-of-order execution, zero dead-time, and run-ahead memory accesses with low area or complexity costs. We present the Saturn Vector Unit, a RTL implementatio"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2412.00997","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2024-12-01T23:11:57Z","cross_cats_sorted":[],"title_canon_sha256":"7fdcd526cfec9c4f96191c9e4fcb5a7ee21a439c8cc02617f7034fbadb964c16","abstract_canon_sha256":"5bee56bf19e7534fa7af81a5ca771cd6f590f41b033e1a10004c456978aa4bc9"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T09:42:51.814832Z","signature_b64":"i13o4FJazRtdu0bIPh8qQkMsb22TlnMlylLc3Tky4T/najYXAH3RwvdXM6Yb/qGjHoP8aR0kIZUlEOT8gfISDw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"72f8133f4114aff4d7043c47a956fcc110711ef37dc892cd44b333e971c939f3","last_reissued_at":"2026-07-05T09:42:51.814326Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T09:42:51.814326Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Instruction Scheduling in the Saturn Vector Unit","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Borivoje Nikolic, Daniel Grubb, Jerry Zhao, Kevin Anderson, Krste Asanovic, Miles Rusch, Tianrui Wei","submitted_at":"2024-12-01T23:11:57Z","abstract_excerpt":"While the challenges and solutions for efficient execution of scalable vector ISAs on long-vector-length microarchitectures have been well established, not all of these solutions are suitable for short-vector-length implementations. This work proposes a novel microarchitecture for instruction sequencing in vector units with short architectural vector lengths. The proposed microarchitecture supports fine-granularity chaining, multi-issue out-of-order execution, zero dead-time, and run-ahead memory accesses with low area or complexity costs. We present the Saturn Vector Unit, a RTL implementatio"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2412.00997","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2412.00997/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2412.00997","created_at":"2026-07-05T09:42:51.814391+00:00"},{"alias_kind":"arxiv_version","alias_value":"2412.00997v1","created_at":"2026-07-05T09:42:51.814391+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2412.00997","created_at":"2026-07-05T09:42:51.814391+00:00"},{"alias_kind":"pith_short_12","alias_value":"OL4BGP2BCSX7","created_at":"2026-07-05T09:42:51.814391+00:00"},{"alias_kind":"pith_short_16","alias_value":"OL4BGP2BCSX7JVYE","created_at":"2026-07-05T09:42:51.814391+00:00"},{"alias_kind":"pith_short_8","alias_value":"OL4BGP2B","created_at":"2026-07-05T09:42:51.814391+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2604.22314","citing_title":"Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors","ref_index":24,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE","json":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE.json","graph_json":"https://pith.science/api/pith-number/OL4BGP2BCSX7JVYEHRD2SVX4YE/graph.json","events_json":"https://pith.science/api/pith-number/OL4BGP2BCSX7JVYEHRD2SVX4YE/events.json","paper":"https://pith.science/paper/OL4BGP2B"},"agent_actions":{"view_html":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE","download_json":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE.json","view_paper":"https://pith.science/paper/OL4BGP2B","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2412.00997&json=true","fetch_graph":"https://pith.science/api/pith-number/OL4BGP2BCSX7JVYEHRD2SVX4YE/graph.json","fetch_events":"https://pith.science/api/pith-number/OL4BGP2BCSX7JVYEHRD2SVX4YE/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE/action/timestamp_anchor","attest_storage":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE/action/storage_attestation","attest_author":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE/action/author_attestation","sign_citation":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE/action/citation_signature","submit_replication":"https://pith.science/pith/OL4BGP2BCSX7JVYEHRD2SVX4YE/action/replication_record"}},"created_at":"2026-07-05T09:42:51.814391+00:00","updated_at":"2026-07-05T09:42:51.814391+00:00"}