{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2017:PRXYQ7G6DKPAMTSUNGMDRBLB2O","short_pith_number":"pith:PRXYQ7G6","schema_version":"1.0","canonical_sha256":"7c6f887cde1a9e064e546998388561d38a4279d683f50bde1aa2b5d84aaef088","source":{"kind":"arxiv","id":"1706.06620","version":1},"attestation_state":"computed","paper":{"title":"Analog CMOS-based Resistive Processing Unit for Deep Neural Network Training","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.LG"],"primary_cat":"cs.ET","authors_text":"Hyung-Min Lee, Seyoung Kim, Tayfun Gokmen, Wilfried E. Haensch","submitted_at":"2017-06-20T18:53:29Z","abstract_excerpt":"Recently we have shown that an architecture based on resistive processing unit (RPU) devices has potential to achieve significant acceleration in deep neural network (DNN) training compared to today's software-based DNN implementations running on CPU/GPU. However, currently available device candidates based on non-volatile memory technologies do not satisfy all the requirements to realize the RPU concept. Here, we propose an analog CMOS-based RPU design (CMOS RPU) which can store and process data locally and can be operated in a massively parallel manner. We analyze various properties of the C"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"1706.06620","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.ET","submitted_at":"2017-06-20T18:53:29Z","cross_cats_sorted":["cs.LG"],"title_canon_sha256":"f3f5316e490dd27c2e4b07b1d38cb612b6b1bd27b2c4dade921fd60a819709c8","abstract_canon_sha256":"b3a839df74f2e851bee97ac82447bac9bbc0d1cd87da6ce4eea3479b5ef00a1d"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-18T00:31:58.777214Z","signature_b64":"gZZKXLxU0PGvMF7CUKEYHfyOHwtM7W3oznO3mlZbBYXlOel+Au/OJAOTZ82i9U62+OEwCW3SaThF+737BWDvCQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"7c6f887cde1a9e064e546998388561d38a4279d683f50bde1aa2b5d84aaef088","last_reissued_at":"2026-05-18T00:31:58.776824Z","signature_status":"signed_v1","first_computed_at":"2026-05-18T00:31:58.776824Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Analog CMOS-based Resistive Processing Unit for Deep Neural Network Training","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.LG"],"primary_cat":"cs.ET","authors_text":"Hyung-Min Lee, Seyoung Kim, Tayfun Gokmen, Wilfried E. Haensch","submitted_at":"2017-06-20T18:53:29Z","abstract_excerpt":"Recently we have shown that an architecture based on resistive processing unit (RPU) devices has potential to achieve significant acceleration in deep neural network (DNN) training compared to today's software-based DNN implementations running on CPU/GPU. However, currently available device candidates based on non-volatile memory technologies do not satisfy all the requirements to realize the RPU concept. Here, we propose an analog CMOS-based RPU design (CMOS RPU) which can store and process data locally and can be operated in a massively parallel manner. We analyze various properties of the C"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"1706.06620","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"1706.06620","created_at":"2026-05-18T00:31:58.776889+00:00"},{"alias_kind":"arxiv_version","alias_value":"1706.06620v1","created_at":"2026-05-18T00:31:58.776889+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.1706.06620","created_at":"2026-05-18T00:31:58.776889+00:00"},{"alias_kind":"pith_short_12","alias_value":"PRXYQ7G6DKPA","created_at":"2026-05-18T12:31:37.085036+00:00"},{"alias_kind":"pith_short_16","alias_value":"PRXYQ7G6DKPAMTSU","created_at":"2026-05-18T12:31:37.085036+00:00"},{"alias_kind":"pith_short_8","alias_value":"PRXYQ7G6","created_at":"2026-05-18T12:31:37.085036+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"1907.00625","citing_title":"On-chip learning in a conventional silicon MOSFET based Analog Hardware Neural Network","ref_index":47,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O","json":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O.json","graph_json":"https://pith.science/api/pith-number/PRXYQ7G6DKPAMTSUNGMDRBLB2O/graph.json","events_json":"https://pith.science/api/pith-number/PRXYQ7G6DKPAMTSUNGMDRBLB2O/events.json","paper":"https://pith.science/paper/PRXYQ7G6"},"agent_actions":{"view_html":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O","download_json":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O.json","view_paper":"https://pith.science/paper/PRXYQ7G6","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=1706.06620&json=true","fetch_graph":"https://pith.science/api/pith-number/PRXYQ7G6DKPAMTSUNGMDRBLB2O/graph.json","fetch_events":"https://pith.science/api/pith-number/PRXYQ7G6DKPAMTSUNGMDRBLB2O/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O/action/timestamp_anchor","attest_storage":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O/action/storage_attestation","attest_author":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O/action/author_attestation","sign_citation":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O/action/citation_signature","submit_replication":"https://pith.science/pith/PRXYQ7G6DKPAMTSUNGMDRBLB2O/action/replication_record"}},"created_at":"2026-05-18T00:31:58.776889+00:00","updated_at":"2026-05-18T00:31:58.776889+00:00"}