{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2026:QVZPG7HEJ5QMZFTKFPU55YC73B","short_pith_number":"pith:QVZPG7HE","schema_version":"1.0","canonical_sha256":"8572f37ce44f60cc966a2be9dee05fd848be4169d57f72f58c48f99693d0ffcd","source":{"kind":"arxiv","id":"2604.22314","version":2},"attestation_state":"computed","paper":{"title":"Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"Microarchitectural fixes to memory, control, and operand paths in the Ara RISC-V vector processor deliver a 1.33x geometric-mean speedup and close 12.2% of the roofline gap without added bandwidth or hardware.","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Weiying Wang, Zhiwei Zhang","submitted_at":"2026-04-24T07:47:20Z","abstract_excerpt":"Modern RISC vector processors rely on multi-lane parallelism and chaining to achieve high sustained throughput, yet practical execution often deviates from the ideal reference due to microarchitectural inefficiencies. This work targets the open-source RVV processor Ara and analyzes its sustained-throughput loss under a fixed hardware configuration. We first establish an ideal multi-lane chaining model that decomposes ideal execution into prologue startup, steady-state progression, and tail drain, and uses this reference to characterize real-execution deviations. Based on this model, we attribu"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2604.22314","kind":"arxiv","version":2},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-04-24T07:47:20Z","cross_cats_sorted":[],"title_canon_sha256":"bc4ae7ec7c6c3b877f43053b1992312a766b8fc43f6a6968fdd638ea5d4ebe03","abstract_canon_sha256":"8dbec2f10df30a10a792b9cfa869bd02551433a0fc0b50b46e25033f0d09576d"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-06-04T01:08:50.431825Z","signature_b64":"lfpvbRBZqymdmzHkTuleyxIFftEhW5LvGET3qi+dCSG34rJHm13V107B7lQLTURVL6z1pzYWHK2D4Dzz9713CQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"8572f37ce44f60cc966a2be9dee05fd848be4169d57f72f58c48f99693d0ffcd","last_reissued_at":"2026-06-04T01:08:50.431209Z","signature_status":"signed_v1","first_computed_at":"2026-06-04T01:08:50.431209Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"Microarchitectural fixes to memory, control, and operand paths in the Ara RISC-V vector processor deliver a 1.33x geometric-mean speedup and close 12.2% of the roofline gap without added bandwidth or hardware.","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Weiying Wang, Zhiwei Zhang","submitted_at":"2026-04-24T07:47:20Z","abstract_excerpt":"Modern RISC vector processors rely on multi-lane parallelism and chaining to achieve high sustained throughput, yet practical execution often deviates from the ideal reference due to microarchitectural inefficiencies. This work targets the open-source RVV processor Ara and analyzes its sustained-throughput loss under a fixed hardware configuration. We first establish an ideal multi-lane chaining model that decomposes ideal execution into prologue startup, steady-state progression, and tail drain, and uses this reference to characterize real-execution deviations. Based on this model, we attribu"},"claims":{"count":4,"items":[{"kind":"strongest_claim","text":"Experimental results show that, without increasing raw memory bandwidth or changing the main processor configuration, Ara-Opt achieves a geometric-mean speedup of 1.33x over baseline Ara. Under roofline-based normalization, the geometric-mean gap-closed ratio reaches 12.2%.","source":"verdict.strongest_claim","status":"machine_extracted","claim_id":"C1","attestation":"unclaimed"},{"kind":"weakest_assumption","text":"That the proposed microarchitectural optimizations can be implemented in the Ara design without increasing hardware resources or altering the main processor configuration, and that the ideal multi-lane chaining execution model accurately captures the theoretical performance bound for comparison.","source":"verdict.weakest_assumption","status":"machine_extracted","claim_id":"C2","attestation":"unclaimed"},{"kind":"one_line_summary","text":"Co-optimized microarchitecture for the Ara RISC-V vector processor delivers 1.33x geometric mean speedup over baseline by addressing data supply, dependence management, and operand delivery inefficiencies.","source":"verdict.one_line_summary","status":"machine_extracted","claim_id":"C3","attestation":"unclaimed"},{"kind":"headline","text":"Microarchitectural fixes to memory, control, and operand paths in the Ara RISC-V vector processor deliver a 1.33x geometric-mean speedup and close 12.2% of the roofline gap without added bandwidth or hardware.","source":"verdict.pith_extraction.headline","status":"machine_extracted","claim_id":"C4","attestation":"unclaimed"}],"snapshot_sha256":"9df53eb4a22a79d79144e561d05e79f6060ec301dc9aec6d2feec1ce81365314"},"source":{"id":"2604.22314","kind":"arxiv","version":2},"verdict":{"id":"8316db9b-e685-40fa-b280-001dadfb1e12","model_set":{"reader":"grok-4.3"},"created_at":"2026-05-08T09:23:12.179877Z","strongest_claim":"Experimental results show that, without increasing raw memory bandwidth or changing the main processor configuration, Ara-Opt achieves a geometric-mean speedup of 1.33x over baseline Ara. Under roofline-based normalization, the geometric-mean gap-closed ratio reaches 12.2%.","one_line_summary":"Co-optimized microarchitecture for the Ara RISC-V vector processor delivers 1.33x geometric mean speedup over baseline by addressing data supply, dependence management, and operand delivery inefficiencies.","pipeline_version":"pith-pipeline@v0.9.0","weakest_assumption":"That the proposed microarchitectural optimizations can be implemented in the Ara design without increasing hardware resources or altering the main processor configuration, and that the ideal multi-lane chaining execution model accurately captures the theoretical performance bound for comparison.","pith_extraction_headline":"Microarchitectural fixes to memory, control, and operand paths in the Ara RISC-V vector processor deliver a 1.33x geometric-mean speedup and close 12.2% of the roofline gap without added bandwidth or hardware."},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2604.22314/integrity.json","findings":[],"available":true,"detectors_run":[{"name":"ai_meta_artifact","ran_at":"2026-05-21T10:42:16.225709Z","status":"completed","version":"1.0.0","findings_count":0},{"name":"doi_compliance","ran_at":"2026-05-20T00:06:02.317705Z","status":"completed","version":"1.0.0","findings_count":0}],"snapshot_sha256":"178b1c55a91ec61849dfb752ef233e7b9c4bf5f96f9c2e31446c818659976d13"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2604.22314","created_at":"2026-06-04T01:08:50.431272+00:00"},{"alias_kind":"arxiv_version","alias_value":"2604.22314v2","created_at":"2026-06-04T01:08:50.431272+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2604.22314","created_at":"2026-06-04T01:08:50.431272+00:00"},{"alias_kind":"pith_short_12","alias_value":"QVZPG7HEJ5QM","created_at":"2026-06-04T01:08:50.431272+00:00"},{"alias_kind":"pith_short_16","alias_value":"QVZPG7HEJ5QMZFTK","created_at":"2026-06-04T01:08:50.431272+00:00"},{"alias_kind":"pith_short_8","alias_value":"QVZPG7HE","created_at":"2026-06-04T01:08:50.431272+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B","json":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B.json","graph_json":"https://pith.science/api/pith-number/QVZPG7HEJ5QMZFTKFPU55YC73B/graph.json","events_json":"https://pith.science/api/pith-number/QVZPG7HEJ5QMZFTKFPU55YC73B/events.json","paper":"https://pith.science/paper/QVZPG7HE"},"agent_actions":{"view_html":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B","download_json":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B.json","view_paper":"https://pith.science/paper/QVZPG7HE","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2604.22314&json=true","fetch_graph":"https://pith.science/api/pith-number/QVZPG7HEJ5QMZFTKFPU55YC73B/graph.json","fetch_events":"https://pith.science/api/pith-number/QVZPG7HEJ5QMZFTKFPU55YC73B/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B/action/timestamp_anchor","attest_storage":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B/action/storage_attestation","attest_author":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B/action/author_attestation","sign_citation":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B/action/citation_signature","submit_replication":"https://pith.science/pith/QVZPG7HEJ5QMZFTKFPU55YC73B/action/replication_record"}},"created_at":"2026-06-04T01:08:50.431272+00:00","updated_at":"2026-06-04T01:08:50.431272+00:00"}