{"state_type":"pith_open_graph_state","state_version":"1.0","pith_number":"pith:2026:QVZPG7HEJ5QMZFTKFPU55YC73B","merge_version":"pith-open-graph-merge-v1","event_count":2,"valid_event_count":2,"invalid_event_count":0,"equivocation_count":0,"current":{"canonical_record":{"metadata":{"abstract_canon_sha256":"8dbec2f10df30a10a792b9cfa869bd02551433a0fc0b50b46e25033f0d09576d","cross_cats_sorted":[],"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-04-24T07:47:20Z","title_canon_sha256":"bc4ae7ec7c6c3b877f43053b1992312a766b8fc43f6a6968fdd638ea5d4ebe03"},"schema_version":"1.0","source":{"id":"2604.22314","kind":"arxiv","version":2}},"source_aliases":[{"alias_kind":"arxiv","alias_value":"2604.22314","created_at":"2026-06-04T01:08:50Z"},{"alias_kind":"arxiv_version","alias_value":"2604.22314v2","created_at":"2026-06-04T01:08:50Z"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2604.22314","created_at":"2026-06-04T01:08:50Z"},{"alias_kind":"pith_short_12","alias_value":"QVZPG7HEJ5QM","created_at":"2026-06-04T01:08:50Z"},{"alias_kind":"pith_short_16","alias_value":"QVZPG7HEJ5QMZFTK","created_at":"2026-06-04T01:08:50Z"},{"alias_kind":"pith_short_8","alias_value":"QVZPG7HE","created_at":"2026-06-04T01:08:50Z"}],"graph_snapshots":[{"event_id":"sha256:bc1c4a4db154b1bbe77b8495634f9f4779939415e1eff8d3ec922ea9da93581e","target":"graph","created_at":"2026-06-04T01:08:50Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"graph_snapshot":{"author_claims":{"count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","strong_count":0},"builder_version":"pith-number-builder-2026-05-17-v1","claims":{"count":4,"items":[{"attestation":"unclaimed","claim_id":"C1","kind":"strongest_claim","source":"verdict.strongest_claim","status":"machine_extracted","text":"Experimental results show that, without increasing raw memory bandwidth or changing the main processor configuration, Ara-Opt achieves a geometric-mean speedup of 1.33x over baseline Ara. Under roofline-based normalization, the geometric-mean gap-closed ratio reaches 12.2%."},{"attestation":"unclaimed","claim_id":"C2","kind":"weakest_assumption","source":"verdict.weakest_assumption","status":"machine_extracted","text":"That the proposed microarchitectural optimizations can be implemented in the Ara design without increasing hardware resources or altering the main processor configuration, and that the ideal multi-lane chaining execution model accurately captures the theoretical performance bound for comparison."},{"attestation":"unclaimed","claim_id":"C3","kind":"one_line_summary","source":"verdict.one_line_summary","status":"machine_extracted","text":"Co-optimized microarchitecture for the Ara RISC-V vector processor delivers 1.33x geometric mean speedup over baseline by addressing data supply, dependence management, and operand delivery inefficiencies."},{"attestation":"unclaimed","claim_id":"C4","kind":"headline","source":"verdict.pith_extraction.headline","status":"machine_extracted","text":"Microarchitectural fixes to memory, control, and operand paths in the Ara RISC-V vector processor deliver a 1.33x geometric-mean speedup and close 12.2% of the roofline gap without added bandwidth or hardware."}],"snapshot_sha256":"9df53eb4a22a79d79144e561d05e79f6060ec301dc9aec6d2feec1ce81365314"},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"integrity":{"available":true,"clean":true,"detectors_run":[{"findings_count":0,"name":"ai_meta_artifact","ran_at":"2026-05-21T10:42:16.225709Z","status":"completed","version":"1.0.0"},{"findings_count":0,"name":"doi_compliance","ran_at":"2026-05-20T00:06:02.317705Z","status":"completed","version":"1.0.0"}],"endpoint":"/pith/2604.22314/integrity.json","findings":[],"snapshot_sha256":"178b1c55a91ec61849dfb752ef233e7b9c4bf5f96f9c2e31446c818659976d13","summary":{"advisory":0,"by_detector":{},"critical":0,"informational":0}},"paper":{"abstract_excerpt":"Modern RISC vector processors rely on multi-lane parallelism and chaining to achieve high sustained throughput, yet practical execution often deviates from the ideal reference due to microarchitectural inefficiencies. This work targets the open-source RVV processor Ara and analyzes its sustained-throughput loss under a fixed hardware configuration. We first establish an ideal multi-lane chaining model that decomposes ideal execution into prologue startup, steady-state progression, and tail drain, and uses this reference to characterize real-execution deviations. Based on this model, we attribu","authors_text":"Weiying Wang, Zhiwei Zhang","cross_cats":[],"headline":"Microarchitectural fixes to memory, control, and operand paths in the Ara RISC-V vector processor deliver a 1.33x geometric-mean speedup and close 12.2% of the roofline gap without added bandwidth or hardware.","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-04-24T07:47:20Z","title":"Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors"},"references":{"count":0,"internal_anchors":0,"resolved_work":0,"sample":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2604.22314","kind":"arxiv","version":2},"verdict":{"created_at":"2026-05-08T09:23:12.179877Z","id":"8316db9b-e685-40fa-b280-001dadfb1e12","model_set":{"reader":"grok-4.3"},"one_line_summary":"Co-optimized microarchitecture for the Ara RISC-V vector processor delivers 1.33x geometric mean speedup over baseline by addressing data supply, dependence management, and operand delivery inefficiencies.","pipeline_version":"pith-pipeline@v0.9.0","pith_extraction_headline":"Microarchitectural fixes to memory, control, and operand paths in the Ara RISC-V vector processor deliver a 1.33x geometric-mean speedup and close 12.2% of the roofline gap without added bandwidth or hardware.","strongest_claim":"Experimental results show that, without increasing raw memory bandwidth or changing the main processor configuration, Ara-Opt achieves a geometric-mean speedup of 1.33x over baseline Ara. Under roofline-based normalization, the geometric-mean gap-closed ratio reaches 12.2%.","weakest_assumption":"That the proposed microarchitectural optimizations can be implemented in the Ara design without increasing hardware resources or altering the main processor configuration, and that the ideal multi-lane chaining execution model accurately captures the theoretical performance bound for comparison."}},"verdict_id":"8316db9b-e685-40fa-b280-001dadfb1e12"}}],"author_attestations":[],"timestamp_anchors":[],"storage_attestations":[],"citation_signatures":[],"replication_records":[],"corrections":[],"mirror_hints":[],"record_created":{"event_id":"sha256:3f5dc5596032491178d4f4ade03cead4b51cd17ffe5f0a9c56bf213e35195f27","target":"record","created_at":"2026-06-04T01:08:50Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"attestation_state":"computed","canonical_record":{"metadata":{"abstract_canon_sha256":"8dbec2f10df30a10a792b9cfa869bd02551433a0fc0b50b46e25033f0d09576d","cross_cats_sorted":[],"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2026-04-24T07:47:20Z","title_canon_sha256":"bc4ae7ec7c6c3b877f43053b1992312a766b8fc43f6a6968fdd638ea5d4ebe03"},"schema_version":"1.0","source":{"id":"2604.22314","kind":"arxiv","version":2}},"canonical_sha256":"8572f37ce44f60cc966a2be9dee05fd848be4169d57f72f58c48f99693d0ffcd","receipt":{"algorithm":"ed25519","builder_version":"pith-number-builder-2026-05-17-v1","canonical_sha256":"8572f37ce44f60cc966a2be9dee05fd848be4169d57f72f58c48f99693d0ffcd","first_computed_at":"2026-06-04T01:08:50.431209Z","key_id":"pith-v1-2026-05","kind":"pith_receipt","last_reissued_at":"2026-06-04T01:08:50.431209Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","receipt_version":"0.3","signature_b64":"lfpvbRBZqymdmzHkTuleyxIFftEhW5LvGET3qi+dCSG34rJHm13V107B7lQLTURVL6z1pzYWHK2D4Dzz9713CQ==","signature_status":"signed_v1","signed_at":"2026-06-04T01:08:50.431825Z","signed_message":"canonical_sha256_bytes"},"source_id":"2604.22314","source_kind":"arxiv","source_version":2}}},"equivocations":[],"invalid_events":[],"applied_event_ids":["sha256:3f5dc5596032491178d4f4ade03cead4b51cd17ffe5f0a9c56bf213e35195f27","sha256:bc1c4a4db154b1bbe77b8495634f9f4779939415e1eff8d3ec922ea9da93581e"],"state_sha256":"e98aef1499fda3ea09b722d2f472bb4228b24af8f403f8a1729d9f0200281b82"}