{"state_type":"pith_open_graph_state","state_version":"1.0","pith_number":"pith:2026:RMANWZLVMKS34LOOMOGHS63BNY","merge_version":"pith-open-graph-merge-v1","event_count":2,"valid_event_count":2,"invalid_event_count":0,"equivocation_count":0,"current":{"canonical_record":{"metadata":{"abstract_canon_sha256":"f34c7d8e569f91a86d6822de689fe972e5ed3b1ba7c2d49d608421437fe4e5db","cross_cats_sorted":["cs.AR","cs.DC","cs.PF"],"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"quant-ph","submitted_at":"2026-05-14T17:17:02Z","title_canon_sha256":"ab0278035131fd083be6076e11dda2875d9c963675ce40413b017a366cb77c05"},"schema_version":"1.0","source":{"id":"2605.15098","kind":"arxiv","version":1}},"source_aliases":[{"alias_kind":"arxiv","alias_value":"2605.15098","created_at":"2026-05-17T21:18:33Z"},{"alias_kind":"arxiv_version","alias_value":"2605.15098v1","created_at":"2026-05-17T21:18:33Z"},{"alias_kind":"pith_short_12","alias_value":"RMANWZLVMKS3","created_at":"2026-05-18T12:33:37Z"},{"alias_kind":"pith_short_16","alias_value":"RMANWZLVMKS34LOO","created_at":"2026-05-18T12:33:37Z"},{"alias_kind":"pith_short_8","alias_value":"RMANWZLV","created_at":"2026-05-18T12:33:37Z"}],"graph_snapshots":[{"event_id":"sha256:b228ce458da03477c243db98a44172fb2e0cf76d785f2a2f4b862c67472edf99","target":"graph","created_at":"2026-05-17T21:57:19Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"graph_snapshot":{"author_claims":{"count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","strong_count":0},"builder_version":"pith-number-builder-2026-05-17-v1","claims":{"count":4,"items":[{"attestation":"unclaimed","claim_id":"C1","kind":"strongest_claim","source":"verdict.strongest_claim","status":"machine_extracted","text":"the proposed optimization successfully mitigates performance degradation at larger qubit scales. In particular, for a 28-qubit simulation, the optimization reversed a performance deficit on an Intel Core i5, improving the GPU speedup over the CPU from 0.95x to 1.89x, and increased the Apple M1 Pro speedup from 3.71x to 5.88x."},{"attestation":"unclaimed","claim_id":"C2","kind":"weakest_assumption","source":"verdict.weakest_assumption","status":"machine_extracted","text":"That the state partitioning reorganization can be performed with negligible overhead and that the resulting cache behavior remains consistent across diverse integrated GPU architectures without architecture-specific tuning."},{"attestation":"unclaimed","claim_id":"C3","kind":"one_line_summary","source":"verdict.one_line_summary","status":"machine_extracted","text":"State partitioning optimization improves cache locality and reverses GPU performance deficits for 28-qubit quantum state-vector simulations on integrated GPUs."},{"attestation":"unclaimed","claim_id":"C4","kind":"headline","source":"verdict.pith_extraction.headline","status":"machine_extracted","text":"Reorganizing the quantum state vector for last-level cache locality reverses GPU performance degradation on integrated hardware as qubit count grows."}],"snapshot_sha256":"9951763dfbdbe38c022831f2d4188338b45ff0af477e44cb5484e355ed4040e9"},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"paper":{"abstract_excerpt":"The classical simulation of quantum algorithms is a crucial tool for circuit development, testing, and validation. Although acceleration using GPUs significantly reduces simulation time, most high-performance simulators rely on vendor-specific frameworks that target data-center hardware. To broaden access to quantum simulation, this work proposes a vendor-agnostic approach targeting the integrated GPUs commonly found in consumer-grade laptops. A primary challenge in state-vector simulation is its inherently poor spatial locality, which creates a memory bandwidth bottleneck. Consequently, basel","authors_text":"Eduarda Rodrigues Monteiro, Evandro Chagas Ribeiro da Rosa, Fernando Augusto Caletti de Barros, Gabriel Fernandes Thomaz, Jerusa Marchi","cross_cats":["cs.AR","cs.DC","cs.PF"],"headline":"Reorganizing the quantum state vector for last-level cache locality reverses GPU performance degradation on integrated hardware as qubit count grows.","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"quant-ph","submitted_at":"2026-05-14T17:17:02Z","title":"Accelerating State-Vector Quantum Simulation on Integrated GPUs via Cache Locality Optimization: A Cross-Architecture Evaluation"},"references":{"count":14,"internal_anchors":0,"resolved_work":14,"sample":[{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":1,"title":"Quantum Software Engineering: Roadmap and Chal- lenges Ahead,","work_id":"aff14af5-e87e-453d-a648-59c9d4216aec","year":2025},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":2,"title":"Quantum Computing in the NISQ era and beyond,","work_id":"f3d5423c-5324-4b46-a490-c74e72d74168","year":2018},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":3,"title":"Simulation of Quantum Computers: Review and Acceleration Oppor- tunities,","work_id":"f630f667-bd9e-4b0f-9885-b99b73ec8c4f","year":2026},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":4,"title":"Stabilizer Codes and Quantum Error Correction,","work_id":"20cfbf22-7d35-40af-ab4e-cd0ce600c7ce","year":1997},{"cited_arxiv_id":"","doi":"","is_internal_anchor":false,"ref_index":5,"title":"qHiPSTER: The Quantum High Performance Software Testing Environment,","work_id":"b628ee3c-a754-42ca-b64c-eabfa7a0eded","year":2016}],"snapshot_sha256":"b52290a4474c6d47162438505dfe9dd7303998960d2d801fd75646154a5288c5"},"source":{"id":"2605.15098","kind":"arxiv","version":1},"verdict":{"created_at":"2026-05-15T03:07:11.695368Z","id":"63ef5013-3c2a-4bb3-939b-04f2cbeb710d","model_set":{"reader":"grok-4.3"},"one_line_summary":"State partitioning optimization improves cache locality and reverses GPU performance deficits for 28-qubit quantum state-vector simulations on integrated GPUs.","pipeline_version":"pith-pipeline@v0.9.0","pith_extraction_headline":"Reorganizing the quantum state vector for last-level cache locality reverses GPU performance degradation on integrated hardware as qubit count grows.","strongest_claim":"the proposed optimization successfully mitigates performance degradation at larger qubit scales. In particular, for a 28-qubit simulation, the optimization reversed a performance deficit on an Intel Core i5, improving the GPU speedup over the CPU from 0.95x to 1.89x, and increased the Apple M1 Pro speedup from 3.71x to 5.88x.","weakest_assumption":"That the state partitioning reorganization can be performed with negligible overhead and that the resulting cache behavior remains consistent across diverse integrated GPU architectures without architecture-specific tuning."}},"verdict_id":"63ef5013-3c2a-4bb3-939b-04f2cbeb710d"}}],"author_attestations":[],"timestamp_anchors":[],"storage_attestations":[],"citation_signatures":[],"replication_records":[],"corrections":[],"mirror_hints":[],"record_created":{"event_id":"sha256:37116cd5a5e19b68f312e188c1a81b8eac8323df98942c89e7a8378d5ab2bc1c","target":"record","created_at":"2026-05-17T21:18:33Z","signer":{"key_id":"pith-v1-2026-05","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54","signer_id":"pith.science","signer_type":"pith_registry"},"payload":{"attestation_state":"computed","canonical_record":{"metadata":{"abstract_canon_sha256":"f34c7d8e569f91a86d6822de689fe972e5ed3b1ba7c2d49d608421437fe4e5db","cross_cats_sorted":["cs.AR","cs.DC","cs.PF"],"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"quant-ph","submitted_at":"2026-05-14T17:17:02Z","title_canon_sha256":"ab0278035131fd083be6076e11dda2875d9c963675ce40413b017a366cb77c05"},"schema_version":"1.0","source":{"id":"2605.15098","kind":"arxiv","version":1}},"canonical_sha256":"8b00db657562a5be2dce638c797b616e309a2da07e1f9297a2f021458ea82c37","receipt":{"builder_version":"pith-number-builder-2026-05-17-v1","canonical_sha256":"8b00db657562a5be2dce638c797b616e309a2da07e1f9297a2f021458ea82c37","first_computed_at":"2026-05-17T21:40:25.842436Z","kind":"pith_receipt","last_reissued_at":"2026-05-17T21:57:19.171156Z","receipt_version":"0.2","signature_status":"unsigned_v0"},"source_id":"2605.15098","source_kind":"arxiv","source_version":1}}},"equivocations":[],"invalid_events":[],"applied_event_ids":["sha256:37116cd5a5e19b68f312e188c1a81b8eac8323df98942c89e7a8378d5ab2bc1c","sha256:b228ce458da03477c243db98a44172fb2e0cf76d785f2a2f4b862c67472edf99"],"state_sha256":"c74285428b81a0f1b4578202e7e01a1a25ab6e37479c6ccb8e3cfb2034e91283"}