{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:UP3HS5O442GQSREYUBE7RB2P7T","short_pith_number":"pith:UP3HS5O4","schema_version":"1.0","canonical_sha256":"a3f67975dce68d094498a049f8874ffce750bd974c2a2e5be65783235f4880d7","source":{"kind":"arxiv","id":"2512.00020","version":3},"attestation_state":"computed","paper":{"title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.AI"],"primary_cat":"cs.AR","authors_text":"David Lo, Deyuan Ma, Dong Liang, Guang Yang, Haotian Cheng, Jiahui Feng, Kexin Sun, Peng Hu, Shaohang Peng, Terry Yue Zhuo, Wei Zheng, Xiang Chen, Xiao Wei, Xing Hu, Yiheng Shen, Yukui Yang, Zhenghan Li","submitted_at":"2025-10-29T04:14:43Z","abstract_excerpt":"Code generation has emerged as a critical research area at the intersection of Software Engineering (SE) and Artificial Intelligence (AI), attracting significant attention from both academia and industry. Within this broader landscape, Verilog, as a representative hardware description language (HDL), plays a fundamental role in digital circuit design and verification, making its automated generation particularly significant for Electronic Design Automation (EDA). Consequently, recent research has increasingly focused on applying Large Language Models (LLMs) to Verilog code generation, particul"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2512.00020","kind":"arxiv","version":3},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2025-10-29T04:14:43Z","cross_cats_sorted":["cs.AI"],"title_canon_sha256":"ab83a74028d41888a4e5623dd706dcf5263adec19929c9debe6c6c32ca786201","abstract_canon_sha256":"80013251c2fc460c1a3bec590a310a75da9843175a234c606abe095b059c1c6e"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-08-20T00:24:52.677850Z","signature_b64":"RT0wqTKhnuq2cmTyR8UB1ScyCOQDBQf5r7GfFsXzzvBttPB3wOaROVjD3nZk0T/Y78IW6TEEAjGlEHaj+5P5Cw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"a3f67975dce68d094498a049f8874ffce750bd974c2a2e5be65783235f4880d7","last_reissued_at":"2026-08-20T00:24:52.675353Z","signature_status":"signed_v1","first_computed_at":"2026-08-20T00:24:52.675353Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Large Language Model for Verilog Code Generation: Literature Review and the Road Ahead","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.AI"],"primary_cat":"cs.AR","authors_text":"David Lo, Deyuan Ma, Dong Liang, Guang Yang, Haotian Cheng, Jiahui Feng, Kexin Sun, Peng Hu, Shaohang Peng, Terry Yue Zhuo, Wei Zheng, Xiang Chen, Xiao Wei, Xing Hu, Yiheng Shen, Yukui Yang, Zhenghan Li","submitted_at":"2025-10-29T04:14:43Z","abstract_excerpt":"Code generation has emerged as a critical research area at the intersection of Software Engineering (SE) and Artificial Intelligence (AI), attracting significant attention from both academia and industry. Within this broader landscape, Verilog, as a representative hardware description language (HDL), plays a fundamental role in digital circuit design and verification, making its automated generation particularly significant for Electronic Design Automation (EDA). Consequently, recent research has increasingly focused on applying Large Language Models (LLMs) to Verilog code generation, particul"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2512.00020","kind":"arxiv","version":3},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2512.00020/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2512.00020","created_at":"2026-08-20T00:24:52.676994+00:00"},{"alias_kind":"arxiv_version","alias_value":"2512.00020v3","created_at":"2026-08-20T00:24:52.676994+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2512.00020","created_at":"2026-08-20T00:24:52.676994+00:00"},{"alias_kind":"pith_short_12","alias_value":"UP3HS5O442GQ","created_at":"2026-08-20T00:24:52.676994+00:00"},{"alias_kind":"pith_short_16","alias_value":"UP3HS5O442GQSREY","created_at":"2026-08-20T00:24:52.676994+00:00"},{"alias_kind":"pith_short_8","alias_value":"UP3HS5O4","created_at":"2026-08-20T00:24:52.676994+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":4,"internal_anchor_count":4,"sample":[{"citing_arxiv_id":"2606.06530","citing_title":"RTLScout: Joint Agentic Code and Synthesis Optimization for Efficient Digital Circuits","ref_index":41,"is_internal_anchor":true},{"citing_arxiv_id":"2604.27969","citing_title":"From Mirage to Grounding: Towards Reliable Multimodal Circuit-to-Verilog Code Generation","ref_index":12,"is_internal_anchor":true},{"citing_arxiv_id":"2604.15001","citing_title":"COEVO: Co-Evolutionary Framework for Joint Functional Correctness and PPA Optimization in LLM-Based RTL Generation","ref_index":39,"is_internal_anchor":true},{"citing_arxiv_id":"2604.14550","citing_title":"VeriGraphi: A Multi-Agent Framework of Hierarchical RTL Generation for Large Hardware Designs","ref_index":4,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T","json":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T.json","graph_json":"https://pith.science/api/pith-number/UP3HS5O442GQSREYUBE7RB2P7T/graph.json","events_json":"https://pith.science/api/pith-number/UP3HS5O442GQSREYUBE7RB2P7T/events.json","paper":"https://pith.science/paper/UP3HS5O4"},"agent_actions":{"view_html":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T","download_json":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T.json","view_paper":"https://pith.science/paper/UP3HS5O4","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2512.00020&json=true","fetch_graph":"https://pith.science/api/pith-number/UP3HS5O442GQSREYUBE7RB2P7T/graph.json","fetch_events":"https://pith.science/api/pith-number/UP3HS5O442GQSREYUBE7RB2P7T/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T/action/timestamp_anchor","attest_storage":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T/action/storage_attestation","attest_author":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T/action/author_attestation","sign_citation":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T/action/citation_signature","submit_replication":"https://pith.science/pith/UP3HS5O442GQSREYUBE7RB2P7T/action/replication_record"}},"created_at":"2026-08-20T00:24:52.676994+00:00","updated_at":"2026-08-20T00:24:52.676994+00:00"}