{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2019:UQYM624H7OAHBCDO3FS6ICC3AQ","short_pith_number":"pith:UQYM624H","schema_version":"1.0","canonical_sha256":"a430cf6b87fb8070886ed965e4085b04270c17dd1110ad1fc52df5bc2dff1df7","source":{"kind":"arxiv","id":"1903.06495","version":2},"attestation_state":"computed","paper":{"title":"Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.CV"],"primary_cat":"cs.DC","authors_text":"Farzad Farshchi, Heechul Yun, Qijing Huang","submitted_at":"2019-03-05T01:35:31Z","abstract_excerpt":"NVDLA is an open-source deep neural network (DNN) accelerator which has received a lot of attention by the community since its introduction by Nvidia. It is a full-featured hardware IP and can serve as a good reference for conducting research and development of SoCs with integrated accelerators. However, an expensive FPGA board is required to do experiments with this IP in a real SoC. Moreover, since NVDLA is clocked at a lower frequency on an FPGA, it would be hard to do accurate performance analysis with such a setup. To overcome these limitations, we integrate NVDLA into a real RISC-V SoC o"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"1903.06495","kind":"arxiv","version":2},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.DC","submitted_at":"2019-03-05T01:35:31Z","cross_cats_sorted":["cs.CV"],"title_canon_sha256":"5b03d3f600c4bfd049419a7407c1b6607eb2ed781d11a8cdeaacba305f1eb6b8","abstract_canon_sha256":"ae8dde5bbcf478845937239fecd023824c236c5189c12bfe45bc2b919e998a0d"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T00:24:37.578480Z","signature_b64":"jpy9SuPXwZKK3/VCPQRk8xdFhl/EGJDoYdH55hLe6mp9k2Q1/thQ++tz9PlUZd+u9sybUYZLWgBHuRveJYcBBA==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"a430cf6b87fb8070886ed965e4085b04270c17dd1110ad1fc52df5bc2dff1df7","last_reissued_at":"2026-07-05T00:24:37.578024Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T00:24:37.578024Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Integrating NVIDIA Deep Learning Accelerator (NVDLA) with RISC-V SoC on FireSim","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":["cs.CV"],"primary_cat":"cs.DC","authors_text":"Farzad Farshchi, Heechul Yun, Qijing Huang","submitted_at":"2019-03-05T01:35:31Z","abstract_excerpt":"NVDLA is an open-source deep neural network (DNN) accelerator which has received a lot of attention by the community since its introduction by Nvidia. It is a full-featured hardware IP and can serve as a good reference for conducting research and development of SoCs with integrated accelerators. However, an expensive FPGA board is required to do experiments with this IP in a real SoC. Moreover, since NVDLA is clocked at a lower frequency on an FPGA, it would be hard to do accurate performance analysis with such a setup. To overcome these limitations, we integrate NVDLA into a real RISC-V SoC o"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"1903.06495","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/1903.06495/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"1903.06495","created_at":"2026-07-05T00:24:37.578085+00:00"},{"alias_kind":"arxiv_version","alias_value":"1903.06495v2","created_at":"2026-07-05T00:24:37.578085+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.1903.06495","created_at":"2026-07-05T00:24:37.578085+00:00"},{"alias_kind":"pith_short_12","alias_value":"UQYM624H7OAH","created_at":"2026-07-05T00:24:37.578085+00:00"},{"alias_kind":"pith_short_16","alias_value":"UQYM624H7OAHBCDO","created_at":"2026-07-05T00:24:37.578085+00:00"},{"alias_kind":"pith_short_8","alias_value":"UQYM624H","created_at":"2026-07-05T00:24:37.578085+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2507.17771","citing_title":"Flexible Vector Integration in Embedded RISC-V SoCs for End to End CNN Inference Acceleration","ref_index":14,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ","json":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ.json","graph_json":"https://pith.science/api/pith-number/UQYM624H7OAHBCDO3FS6ICC3AQ/graph.json","events_json":"https://pith.science/api/pith-number/UQYM624H7OAHBCDO3FS6ICC3AQ/events.json","paper":"https://pith.science/paper/UQYM624H"},"agent_actions":{"view_html":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ","download_json":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ.json","view_paper":"https://pith.science/paper/UQYM624H","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=1903.06495&json=true","fetch_graph":"https://pith.science/api/pith-number/UQYM624H7OAHBCDO3FS6ICC3AQ/graph.json","fetch_events":"https://pith.science/api/pith-number/UQYM624H7OAHBCDO3FS6ICC3AQ/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ/action/timestamp_anchor","attest_storage":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ/action/storage_attestation","attest_author":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ/action/author_attestation","sign_citation":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ/action/citation_signature","submit_replication":"https://pith.science/pith/UQYM624H7OAHBCDO3FS6ICC3AQ/action/replication_record"}},"created_at":"2026-07-05T00:24:37.578085+00:00","updated_at":"2026-07-05T00:24:37.578085+00:00"}