{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2007:VI6ZDKORFSQSTABYJ5XU67F5RQ","short_pith_number":"pith:VI6ZDKOR","schema_version":"1.0","canonical_sha256":"aa3d91a9d12ca12980384f6f4f7cbd8c1c153a8db4c21cffe0c172e23892fa86","source":{"kind":"arxiv","id":"0710.4679","version":1},"attestation_state":"computed","paper":{"title":"DVS for On-Chip Bus Designs Based on Timing Error Correction","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"David Blaauw, Dennis Sylvester, Himanshu Kaul, Todd Austin, Trevor Mudge","submitted_at":"2007-10-25T09:03:13Z","abstract_excerpt":"On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching pattern. This can result in significant performance slack at more typical operating conditions. In this paper, we propose a dynamic voltage scaling (DVS) technique for buses, based on a double sampling latch which can detect and correct for delay errors without the need for retransmission. The proposed approach recovers the available slack at non-worst-case operating points through more aggressive voltage scaling and tracks"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"0710.4679","kind":"arxiv","version":1},"metadata":{"license":"","primary_cat":"cs.AR","submitted_at":"2007-10-25T09:03:13Z","cross_cats_sorted":[],"title_canon_sha256":"a3c7da06d87e8928a1a23b3e2b52d2c16c7c722231a61d2f7515166e6e74d1a3","abstract_canon_sha256":"8589000e0b49c83c16ab980ee77e5ff45d0949d48561e539643a8d3b541da1ac"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-18T04:09:06.003223Z","signature_b64":"srwwF9TUcflH+9EPFkPhAhCt7vILrcIkijaSRDZYRh7QVsdgNn0zvp8TL1rPIXG+UudUkGfZUKT41DYylm33Bw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"aa3d91a9d12ca12980384f6f4f7cbd8c1c153a8db4c21cffe0c172e23892fa86","last_reissued_at":"2026-05-18T04:09:06.002542Z","signature_status":"signed_v1","first_computed_at":"2026-05-18T04:09:06.002542Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"DVS for On-Chip Bus Designs Based on Timing Error Correction","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"David Blaauw, Dennis Sylvester, Himanshu Kaul, Todd Austin, Trevor Mudge","submitted_at":"2007-10-25T09:03:13Z","abstract_excerpt":"On-chip buses are typically designed to meet performance constraints at worst-case conditions, including process corner, temperature, IR-drop, and neighboring net switching pattern. This can result in significant performance slack at more typical operating conditions. In this paper, we propose a dynamic voltage scaling (DVS) technique for buses, based on a double sampling latch which can detect and correct for delay errors without the need for retransmission. The proposed approach recovers the available slack at non-worst-case operating points through more aggressive voltage scaling and tracks"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"0710.4679","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"0710.4679","created_at":"2026-05-18T04:09:06.002662+00:00"},{"alias_kind":"arxiv_version","alias_value":"0710.4679v1","created_at":"2026-05-18T04:09:06.002662+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.0710.4679","created_at":"2026-05-18T04:09:06.002662+00:00"},{"alias_kind":"pith_short_12","alias_value":"VI6ZDKORFSQS","created_at":"2026-05-18T12:25:56.245647+00:00"},{"alias_kind":"pith_short_16","alias_value":"VI6ZDKORFSQSTABY","created_at":"2026-05-18T12:25:56.245647+00:00"},{"alias_kind":"pith_short_8","alias_value":"VI6ZDKOR","created_at":"2026-05-18T12:25:56.245647+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ","json":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ.json","graph_json":"https://pith.science/api/pith-number/VI6ZDKORFSQSTABYJ5XU67F5RQ/graph.json","events_json":"https://pith.science/api/pith-number/VI6ZDKORFSQSTABYJ5XU67F5RQ/events.json","paper":"https://pith.science/paper/VI6ZDKOR"},"agent_actions":{"view_html":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ","download_json":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ.json","view_paper":"https://pith.science/paper/VI6ZDKOR","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=0710.4679&json=true","fetch_graph":"https://pith.science/api/pith-number/VI6ZDKORFSQSTABYJ5XU67F5RQ/graph.json","fetch_events":"https://pith.science/api/pith-number/VI6ZDKORFSQSTABYJ5XU67F5RQ/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ/action/timestamp_anchor","attest_storage":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ/action/storage_attestation","attest_author":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ/action/author_attestation","sign_citation":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ/action/citation_signature","submit_replication":"https://pith.science/pith/VI6ZDKORFSQSTABYJ5XU67F5RQ/action/replication_record"}},"created_at":"2026-05-18T04:09:06.002662+00:00","updated_at":"2026-05-18T04:09:06.002662+00:00"}