{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2007:VPJE232NT66KAYNE2HPF7JCTHS","short_pith_number":"pith:VPJE232N","schema_version":"1.0","canonical_sha256":"abd24d6f4d9fbca061a4d1de5fa4533ca1a26e61c738087b5fd890f7213f671b","source":{"kind":"arxiv","id":"0710.4806","version":1},"attestation_state":"computed","paper":{"title":"A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Ingrid Verbauwhede, Kris Tiri","submitted_at":"2007-10-25T11:57:56Z","abstract_excerpt":"This paper presents a digital VLSI design flow to create secure, side-channel attack (SCA) resistant integrated circuits. The design flow starts from a normal design in a hardware description language such as VHDL or Verilog and provides a direct path to a SCA resistant layout. Instead of a full custom layout or an iterative design process with extensive simulations, a few key modifications are incorporated in a regular synchronous CMOS standard cell design flow. We discuss the basis for side-channel attack resistance and adjust the library databases and constraints files of the synthesis and "},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"0710.4806","kind":"arxiv","version":1},"metadata":{"license":"","primary_cat":"cs.AR","submitted_at":"2007-10-25T11:57:56Z","cross_cats_sorted":[],"title_canon_sha256":"be0963d347f584e530ee9107830fd8335fcdb17f88a8bd9167895552ae8ae16e","abstract_canon_sha256":"1686e88fb6c565ebb5a4a76f328406bacc636a777368dce97f6807dfc0ea4d49"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-05-18T04:09:05.194003Z","signature_b64":"OiHo9KB+GEe1rowgV3AtlAvNHcCY7jVMH6mmfiPnGl6pvvlCprifZxLtvxiDjy8b78i5yndKbWgVYKQJoaLZDw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"abd24d6f4d9fbca061a4d1de5fa4533ca1a26e61c738087b5fd890f7213f671b","last_reissued_at":"2026-05-18T04:09:05.193303Z","signature_status":"signed_v1","first_computed_at":"2026-05-18T04:09:05.193303Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"A VLSI Design Flow for Secure Side-Channel Attack Resistant ICs","license":"","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Ingrid Verbauwhede, Kris Tiri","submitted_at":"2007-10-25T11:57:56Z","abstract_excerpt":"This paper presents a digital VLSI design flow to create secure, side-channel attack (SCA) resistant integrated circuits. The design flow starts from a normal design in a hardware description language such as VHDL or Verilog and provides a direct path to a SCA resistant layout. Instead of a full custom layout or an iterative design process with extensive simulations, a few key modifications are incorporated in a regular synchronous CMOS standard cell design flow. We discuss the basis for side-channel attack resistance and adjust the library databases and constraints files of the synthesis and "},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"0710.4806","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"0710.4806","created_at":"2026-05-18T04:09:05.193412+00:00"},{"alias_kind":"arxiv_version","alias_value":"0710.4806v1","created_at":"2026-05-18T04:09:05.193412+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.0710.4806","created_at":"2026-05-18T04:09:05.193412+00:00"},{"alias_kind":"pith_short_12","alias_value":"VPJE232NT66K","created_at":"2026-05-18T12:25:56.245647+00:00"},{"alias_kind":"pith_short_16","alias_value":"VPJE232NT66KAYNE","created_at":"2026-05-18T12:25:56.245647+00:00"},{"alias_kind":"pith_short_8","alias_value":"VPJE232N","created_at":"2026-05-18T12:25:56.245647+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":0,"internal_anchor_count":0,"sample":[]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS","json":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS.json","graph_json":"https://pith.science/api/pith-number/VPJE232NT66KAYNE2HPF7JCTHS/graph.json","events_json":"https://pith.science/api/pith-number/VPJE232NT66KAYNE2HPF7JCTHS/events.json","paper":"https://pith.science/paper/VPJE232N"},"agent_actions":{"view_html":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS","download_json":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS.json","view_paper":"https://pith.science/paper/VPJE232N","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=0710.4806&json=true","fetch_graph":"https://pith.science/api/pith-number/VPJE232NT66KAYNE2HPF7JCTHS/graph.json","fetch_events":"https://pith.science/api/pith-number/VPJE232NT66KAYNE2HPF7JCTHS/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS/action/timestamp_anchor","attest_storage":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS/action/storage_attestation","attest_author":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS/action/author_attestation","sign_citation":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS/action/citation_signature","submit_replication":"https://pith.science/pith/VPJE232NT66KAYNE2HPF7JCTHS/action/replication_record"}},"created_at":"2026-05-18T04:09:05.193412+00:00","updated_at":"2026-05-18T04:09:05.193412+00:00"}