{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:WOAP5N7USBP64VZJFV4RTNIHG2","short_pith_number":"pith:WOAP5N7U","schema_version":"1.0","canonical_sha256":"b380feb7f4905fee57292d7919b50736aba393e0499abf2f0327a93be72bfb26","source":{"kind":"arxiv","id":"2502.15832","version":1},"attestation_state":"computed","paper":{"title":"DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.CL","cs.LG"],"primary_cat":"cs.AR","authors_text":"Changran Xu, Qiang Xu, Yi Liu, Yunhao Zhou, Zeju Li","submitted_at":"2025-02-20T11:07:55Z","abstract_excerpt":"Recent advancements in large language models (LLMs) have shown significant potential for automating hardware description language (HDL) code generation from high-level natural language instructions. While fine-tuning has improved LLMs' performance in hardware design tasks, prior efforts have largely focused on Verilog generation, overlooking the equally critical task of Verilog understanding. Furthermore, existing models suffer from weak alignment between natural language descriptions and Verilog code, hindering the generation of high-quality, synthesizable designs. To address these issues, we"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2502.15832","kind":"arxiv","version":1},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2025-02-20T11:07:55Z","cross_cats_sorted":["cs.CL","cs.LG"],"title_canon_sha256":"2807825e929acba096753e9c810e7d9a6abf0688c4e27b3c78eca974dbe73f70","abstract_canon_sha256":"2a3c9b0b8c709a6cf7a2dd0471bb4392c252d690516709e3f793299782eaabb1"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T10:20:19.791971Z","signature_b64":"BbQa9+bow+Ouxk/7tpC6JKTgRWXg8g8/0Ewu/uFg9nOgJO7dvpL2QO7BsObSYSeHdvuYg5ZIoipGWuxWEJ/8BQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"b380feb7f4905fee57292d7919b50736aba393e0499abf2f0327a93be72bfb26","last_reissued_at":"2026-07-05T10:20:19.791490Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T10:20:19.791490Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"DeepRTL: Bridging Verilog Understanding and Generation with a Unified Representation Model","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.CL","cs.LG"],"primary_cat":"cs.AR","authors_text":"Changran Xu, Qiang Xu, Yi Liu, Yunhao Zhou, Zeju Li","submitted_at":"2025-02-20T11:07:55Z","abstract_excerpt":"Recent advancements in large language models (LLMs) have shown significant potential for automating hardware description language (HDL) code generation from high-level natural language instructions. While fine-tuning has improved LLMs' performance in hardware design tasks, prior efforts have largely focused on Verilog generation, overlooking the equally critical task of Verilog understanding. Furthermore, existing models suffer from weak alignment between natural language descriptions and Verilog code, hindering the generation of high-quality, synthesizable designs. To address these issues, we"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2502.15832","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2502.15832/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2502.15832","created_at":"2026-07-05T10:20:19.791544+00:00"},{"alias_kind":"arxiv_version","alias_value":"2502.15832v1","created_at":"2026-07-05T10:20:19.791544+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2502.15832","created_at":"2026-07-05T10:20:19.791544+00:00"},{"alias_kind":"pith_short_12","alias_value":"WOAP5N7USBP6","created_at":"2026-07-05T10:20:19.791544+00:00"},{"alias_kind":"pith_short_16","alias_value":"WOAP5N7USBP64VZJ","created_at":"2026-07-05T10:20:19.791544+00:00"},{"alias_kind":"pith_short_8","alias_value":"WOAP5N7U","created_at":"2026-07-05T10:20:19.791544+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":2,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.08976","citing_title":"RTL-BenchLS: A Large-Scale Benchmark for RTL Reasoning and Generation with Large Language Models","ref_index":21,"is_internal_anchor":false},{"citing_arxiv_id":"2507.15664","citing_title":"VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair","ref_index":10,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2","json":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2.json","graph_json":"https://pith.science/api/pith-number/WOAP5N7USBP64VZJFV4RTNIHG2/graph.json","events_json":"https://pith.science/api/pith-number/WOAP5N7USBP64VZJFV4RTNIHG2/events.json","paper":"https://pith.science/paper/WOAP5N7U"},"agent_actions":{"view_html":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2","download_json":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2.json","view_paper":"https://pith.science/paper/WOAP5N7U","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2502.15832&json=true","fetch_graph":"https://pith.science/api/pith-number/WOAP5N7USBP64VZJFV4RTNIHG2/graph.json","fetch_events":"https://pith.science/api/pith-number/WOAP5N7USBP64VZJFV4RTNIHG2/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2/action/timestamp_anchor","attest_storage":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2/action/storage_attestation","attest_author":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2/action/author_attestation","sign_citation":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2/action/citation_signature","submit_replication":"https://pith.science/pith/WOAP5N7USBP64VZJFV4RTNIHG2/action/replication_record"}},"created_at":"2026-07-05T10:20:19.791544+00:00","updated_at":"2026-07-05T10:20:19.791544+00:00"}