{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2023:WQJHVWEXSUPE4LZC2XROBRVTNB","short_pith_number":"pith:WQJHVWEX","schema_version":"1.0","canonical_sha256":"b4127ad897951e4e2f22d5e2e0c6b3684cd7fcd38c96be8ac2d86b80d04e1877","source":{"kind":"arxiv","id":"2304.13840","version":2},"attestation_state":"computed","paper":{"title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","license":"http://creativecommons.org/licenses/by-nc-nd/4.0/","headline":"","cross_cats":["cs.SE"],"primary_cat":"cs.LG","authors_text":"Bappaditya Dey, Enrique Dehaerne, Sandip Halder, Stefan De Gendt","submitted_at":"2023-04-26T21:56:03Z","abstract_excerpt":"Innovative Electronic Design Automation (EDA) solutions are important to meet the design requirements for increasingly complex electronic devices. Verilog, a hardware description language, is widely used for the design and verification of digital circuits and is synthesized using specific EDA tools. However, writing code is a repetitive and time-intensive task. This paper proposes, primarily, a novel deep learning framework for training a Verilog autocompletion model and, secondarily, a Verilog dataset of files and snippets obtained from open-source repositories. The framework involves integra"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2304.13840","kind":"arxiv","version":2},"metadata":{"license":"http://creativecommons.org/licenses/by-nc-nd/4.0/","primary_cat":"cs.LG","submitted_at":"2023-04-26T21:56:03Z","cross_cats_sorted":["cs.SE"],"title_canon_sha256":"d9479bc0abfe002ff1cd3e513b29c103feec2f06650afb7bb8d77c8a41f4d829","abstract_canon_sha256":"7844527664025298b491c6c65163540dbd223dbf349839dc81c64196f496daa1"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T06:18:21.866434Z","signature_b64":"oK4y3J8TqwchwvypuZBxUjmpOz3ASyzdzdGM81IetYtAtswR5H06YvYiHVUo4W2xgcxLqT2HZx4q1FbmHb3nCQ==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"b4127ad897951e4e2f22d5e2e0c6b3684cd7fcd38c96be8ac2d86b80d04e1877","last_reissued_at":"2026-07-05T06:18:21.865966Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T06:18:21.865966Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"A Deep Learning Framework for Verilog Autocompletion Towards Design and Verification Automation","license":"http://creativecommons.org/licenses/by-nc-nd/4.0/","headline":"","cross_cats":["cs.SE"],"primary_cat":"cs.LG","authors_text":"Bappaditya Dey, Enrique Dehaerne, Sandip Halder, Stefan De Gendt","submitted_at":"2023-04-26T21:56:03Z","abstract_excerpt":"Innovative Electronic Design Automation (EDA) solutions are important to meet the design requirements for increasingly complex electronic devices. Verilog, a hardware description language, is widely used for the design and verification of digital circuits and is synthesized using specific EDA tools. However, writing code is a repetitive and time-intensive task. This paper proposes, primarily, a novel deep learning framework for training a Verilog autocompletion model and, secondarily, a Verilog dataset of files and snippets obtained from open-source repositories. The framework involves integra"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2304.13840","kind":"arxiv","version":2},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2304.13840/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2304.13840","created_at":"2026-07-05T06:18:21.866026+00:00"},{"alias_kind":"arxiv_version","alias_value":"2304.13840v2","created_at":"2026-07-05T06:18:21.866026+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2304.13840","created_at":"2026-07-05T06:18:21.866026+00:00"},{"alias_kind":"pith_short_12","alias_value":"WQJHVWEXSUPE","created_at":"2026-07-05T06:18:21.866026+00:00"},{"alias_kind":"pith_short_16","alias_value":"WQJHVWEXSUPE4LZC","created_at":"2026-07-05T06:18:21.866026+00:00"},{"alias_kind":"pith_short_8","alias_value":"WQJHVWEX","created_at":"2026-07-05T06:18:21.866026+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":2,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2605.26498","citing_title":"Verilog-Evolve: Feedback-Driven and Skill-Evolving Verilog Generation","ref_index":22,"is_internal_anchor":false},{"citing_arxiv_id":"2604.18162","citing_title":"VerilogCL: A Contrastive Learning Framework for Robust LLM-Based Verilog Generation","ref_index":7,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB","json":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB.json","graph_json":"https://pith.science/api/pith-number/WQJHVWEXSUPE4LZC2XROBRVTNB/graph.json","events_json":"https://pith.science/api/pith-number/WQJHVWEXSUPE4LZC2XROBRVTNB/events.json","paper":"https://pith.science/paper/WQJHVWEX"},"agent_actions":{"view_html":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB","download_json":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB.json","view_paper":"https://pith.science/paper/WQJHVWEX","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2304.13840&json=true","fetch_graph":"https://pith.science/api/pith-number/WQJHVWEXSUPE4LZC2XROBRVTNB/graph.json","fetch_events":"https://pith.science/api/pith-number/WQJHVWEXSUPE4LZC2XROBRVTNB/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB/action/timestamp_anchor","attest_storage":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB/action/storage_attestation","attest_author":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB/action/author_attestation","sign_citation":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB/action/citation_signature","submit_replication":"https://pith.science/pith/WQJHVWEXSUPE4LZC2XROBRVTNB/action/replication_record"}},"created_at":"2026-07-05T06:18:21.866026+00:00","updated_at":"2026-07-05T06:18:21.866026+00:00"}