{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2021:WXAYFJVCSB5DZMREJGVKSKR4S4","short_pith_number":"pith:WXAYFJVC","schema_version":"1.0","canonical_sha256":"b5c182a6a2907a3cb22449aaa92a3c972dd2f427595401c19b65e64a6d7f45b6","source":{"kind":"arxiv","id":"2105.03814","version":7},"attestation_state":"computed","paper":{"title":"Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.DC","cs.PF"],"primary_cat":"cs.AR","authors_text":"Christina Giannoula, Geraldo F. Oliveira, Ivan Fernandez, Izzat El Hajj, Juan G\\'omez-Luna, Onur Mutlu","submitted_at":"2021-05-09T01:57:47Z","abstract_excerpt":"Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amortize the cost of main memory access. Fundamentally addressing this data movement bottleneck requires a paradigm where the memory system assumes an active role in c"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2105.03814","kind":"arxiv","version":7},"metadata":{"license":"http://creativecommons.org/licenses/by/4.0/","primary_cat":"cs.AR","submitted_at":"2021-05-09T01:57:47Z","cross_cats_sorted":["cs.DC","cs.PF"],"title_canon_sha256":"65529d677c6a6c5d950d3d63fe2e3713029142f28e479a25901182ea0504a623","abstract_canon_sha256":"0093d3a8fe0e1057ae5527337b4c5b928c63af1ce33306de6860f115fc4a7737"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T04:20:28.390288Z","signature_b64":"WkQo9IRv2o/Gt6Ufc1X0kuttq4ZTymVhSSmAOCVWl7+Vs1LvQtXpDiUgr7nidtxvcqgcpSGgIhyEfxO9Kus7Ag==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"b5c182a6a2907a3cb22449aaa92a3c972dd2f427595401c19b65e64a6d7f45b6","last_reissued_at":"2026-07-05T04:20:28.389751Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T04:20:28.389751Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"Benchmarking a New Paradigm: An Experimental Analysis of a Real Processing-in-Memory Architecture","license":"http://creativecommons.org/licenses/by/4.0/","headline":"","cross_cats":["cs.DC","cs.PF"],"primary_cat":"cs.AR","authors_text":"Christina Giannoula, Geraldo F. Oliveira, Ivan Fernandez, Izzat El Hajj, Juan G\\'omez-Luna, Onur Mutlu","submitted_at":"2021-05-09T01:57:47Z","abstract_excerpt":"Many modern workloads, such as neural networks, databases, and graph processing, are fundamentally memory-bound. For such workloads, the data movement between main memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amortize the cost of main memory access. Fundamentally addressing this data movement bottleneck requires a paradigm where the memory system assumes an active role in c"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2105.03814","kind":"arxiv","version":7},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2105.03814/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2105.03814","created_at":"2026-07-05T04:20:28.389820+00:00"},{"alias_kind":"arxiv_version","alias_value":"2105.03814v7","created_at":"2026-07-05T04:20:28.389820+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2105.03814","created_at":"2026-07-05T04:20:28.389820+00:00"},{"alias_kind":"pith_short_12","alias_value":"WXAYFJVCSB5D","created_at":"2026-07-05T04:20:28.389820+00:00"},{"alias_kind":"pith_short_16","alias_value":"WXAYFJVCSB5DZMRE","created_at":"2026-07-05T04:20:28.389820+00:00"},{"alias_kind":"pith_short_8","alias_value":"WXAYFJVC","created_at":"2026-07-05T04:20:28.389820+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":2,"internal_anchor_count":0,"sample":[{"citing_arxiv_id":"2606.22812","citing_title":"Clutch: High Performance Vector-Scalar Comparison using DRAM via Chunked Temporal Coding","ref_index":84,"is_internal_anchor":false},{"citing_arxiv_id":"2604.04773","citing_title":"A comparative study on power delivery aspects of compute-in/near-memory approaches using DRAM","ref_index":11,"is_internal_anchor":false}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4","json":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4.json","graph_json":"https://pith.science/api/pith-number/WXAYFJVCSB5DZMREJGVKSKR4S4/graph.json","events_json":"https://pith.science/api/pith-number/WXAYFJVCSB5DZMREJGVKSKR4S4/events.json","paper":"https://pith.science/paper/WXAYFJVC"},"agent_actions":{"view_html":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4","download_json":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4.json","view_paper":"https://pith.science/paper/WXAYFJVC","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2105.03814&json=true","fetch_graph":"https://pith.science/api/pith-number/WXAYFJVCSB5DZMREJGVKSKR4S4/graph.json","fetch_events":"https://pith.science/api/pith-number/WXAYFJVCSB5DZMREJGVKSKR4S4/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4/action/timestamp_anchor","attest_storage":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4/action/storage_attestation","attest_author":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4/action/author_attestation","sign_citation":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4/action/citation_signature","submit_replication":"https://pith.science/pith/WXAYFJVCSB5DZMREJGVKSKR4S4/action/replication_record"}},"created_at":"2026-07-05T04:20:28.389820+00:00","updated_at":"2026-07-05T04:20:28.389820+00:00"}