{"record_type":"pith_number_record","schema_url":"https://pith.science/schemas/pith-number/v1.json","pith_number":"pith:2025:X722SUGFMYVQK5GXJ4DSJOVZKQ","short_pith_number":"pith:X722SUGF","schema_version":"1.0","canonical_sha256":"bff5a950c5662b0574d74f0724bab9541b93047f0552c48d11fb738cfa239855","source":{"kind":"arxiv","id":"2501.10301","version":1},"attestation_state":"computed","paper":{"title":"AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Luca Benini, Matteo Perotti, Navaneeth Kunhi Purayil, Tim Fischer","submitted_at":"2025-01-17T16:56:00Z","abstract_excerpt":"The ever-growing scale of data parallelism in today's HPC and ML applications presents a big challenge for computing architectures' energy efficiency and performance. Vector processors address the scale-up challenge by decoupling Vector Register File (VRF) and datapath widths, allowing the VRF to host long vectors and increase register-stored data reuse while reducing the relative cost of instruction fetch and decode. However, even the largest vector processor designs today struggle to scale to more than 8 vector lanes with double-precision Floating Point Units (FPUs) and 256 64-bit elements p"},"verification_status":{"content_addressed":true,"pith_receipt":true,"author_attested":false,"weak_author_claims":0,"strong_author_claims":0,"externally_anchored":false,"storage_verified":false,"citation_signatures":0,"replication_records":0,"graph_snapshot":true,"references_resolved":false,"formal_links_present":false},"canonical_record":{"source":{"id":"2501.10301","kind":"arxiv","version":1},"metadata":{"license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","primary_cat":"cs.AR","submitted_at":"2025-01-17T16:56:00Z","cross_cats_sorted":[],"title_canon_sha256":"acd3899ddcb6db8c31da3591f304deda2917bcb85b45330b6f25f100e2ed7598","abstract_canon_sha256":"fa01e05f0a3d0a67643b14b3f0e6a1da5093f1b70416ac1eb7644e78491f4f86"},"schema_version":"1.0"},"receipt":{"kind":"pith_receipt","key_id":"pith-v1-2026-05","algorithm":"ed25519","signed_at":"2026-07-05T11:52:58.831253Z","signature_b64":"rW48iEONsVPfF9idI3RTlKFg7JnV+ttNE2adg6iNkg9lOOFtSvjqp7cZB8nZleA2uUbCwyOXciUOLtJc+SBFCw==","signed_message":"canonical_sha256_bytes","builder_version":"pith-number-builder-2026-05-17-v1","receipt_version":"0.3","canonical_sha256":"bff5a950c5662b0574d74f0724bab9541b93047f0552c48d11fb738cfa239855","last_reissued_at":"2026-07-05T11:52:58.830784Z","signature_status":"signed_v1","first_computed_at":"2026-07-05T11:52:58.830784Z","public_key_fingerprint":"8d4b5ee74e4693bcd1df2446408b0d54"},"graph_snapshot":{"paper":{"title":"AraXL: A Physically Scalable, Ultra-Wide RISC-V Vector Processor Design for Fast and Efficient Computation on Long Vectors","license":"http://arxiv.org/licenses/nonexclusive-distrib/1.0/","headline":"","cross_cats":[],"primary_cat":"cs.AR","authors_text":"Luca Benini, Matteo Perotti, Navaneeth Kunhi Purayil, Tim Fischer","submitted_at":"2025-01-17T16:56:00Z","abstract_excerpt":"The ever-growing scale of data parallelism in today's HPC and ML applications presents a big challenge for computing architectures' energy efficiency and performance. Vector processors address the scale-up challenge by decoupling Vector Register File (VRF) and datapath widths, allowing the VRF to host long vectors and increase register-stored data reuse while reducing the relative cost of instruction fetch and decode. However, even the largest vector processor designs today struggle to scale to more than 8 vector lanes with double-precision Floating Point Units (FPUs) and 256 64-bit elements p"},"claims":{"count":0,"items":[],"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"source":{"id":"2501.10301","kind":"arxiv","version":1},"verdict":{"id":null,"model_set":{},"created_at":null,"strongest_claim":"","one_line_summary":"","pipeline_version":null,"weakest_assumption":"","pith_extraction_headline":""},"integrity":{"clean":true,"summary":{"advisory":0,"critical":0,"by_detector":{},"informational":0},"endpoint":"/pith/2501.10301/integrity.json","findings":[],"available":true,"detectors_run":[],"snapshot_sha256":"c28c3603d3b5d939e8dc4c7e95fa8dfce3d595e45f758748cecf8e644a296938"},"references":{"count":0,"sample":[],"resolved_work":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57","internal_anchors":0},"formal_canon":{"evidence_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"author_claims":{"count":0,"strong_count":0,"snapshot_sha256":"258153158e38e3291e3d48162225fcdb2d5a3ed65a07baac614ab91432fd4f57"},"builder_version":"pith-number-builder-2026-05-17-v1"},"aliases":[{"alias_kind":"arxiv","alias_value":"2501.10301","created_at":"2026-07-05T11:52:58.830838+00:00"},{"alias_kind":"arxiv_version","alias_value":"2501.10301v1","created_at":"2026-07-05T11:52:58.830838+00:00"},{"alias_kind":"doi","alias_value":"10.48550/arxiv.2501.10301","created_at":"2026-07-05T11:52:58.830838+00:00"},{"alias_kind":"pith_short_12","alias_value":"X722SUGFMYVQ","created_at":"2026-07-05T11:52:58.830838+00:00"},{"alias_kind":"pith_short_16","alias_value":"X722SUGFMYVQK5GX","created_at":"2026-07-05T11:52:58.830838+00:00"},{"alias_kind":"pith_short_8","alias_value":"X722SUGF","created_at":"2026-07-05T11:52:58.830838+00:00"}],"events":[],"event_summary":{},"paper_claims":[],"inbound_citations":{"count":1,"internal_anchor_count":1,"sample":[{"citing_arxiv_id":"2508.07110","citing_title":"Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes","ref_index":4,"is_internal_anchor":true}]},"formal_canon":{"evidence_count":0,"sample":[],"anchors":[]},"links":{"html":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ","json":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ.json","graph_json":"https://pith.science/api/pith-number/X722SUGFMYVQK5GXJ4DSJOVZKQ/graph.json","events_json":"https://pith.science/api/pith-number/X722SUGFMYVQK5GXJ4DSJOVZKQ/events.json","paper":"https://pith.science/paper/X722SUGF"},"agent_actions":{"view_html":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ","download_json":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ.json","view_paper":"https://pith.science/paper/X722SUGF","resolve_alias":"https://pith.science/api/pith-number/resolve?arxiv=2501.10301&json=true","fetch_graph":"https://pith.science/api/pith-number/X722SUGFMYVQK5GXJ4DSJOVZKQ/graph.json","fetch_events":"https://pith.science/api/pith-number/X722SUGFMYVQK5GXJ4DSJOVZKQ/events.json","actions":{"anchor_timestamp":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ/action/timestamp_anchor","attest_storage":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ/action/storage_attestation","attest_author":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ/action/author_attestation","sign_citation":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ/action/citation_signature","submit_replication":"https://pith.science/pith/X722SUGFMYVQK5GXJ4DSJOVZKQ/action/replication_record"}},"created_at":"2026-07-05T11:52:58.830838+00:00","updated_at":"2026-07-05T11:52:58.830838+00:00"}